Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/ia64/ia64.opt @ 131:84e7813d76e9
gcc-8.2
author | mir3636 |
---|---|
date | Thu, 25 Oct 2018 07:37:49 +0900 |
parents | 04ced10e8804 |
children | 1830386684a0 |
rev | line source |
---|---|
131 | 1 ; Copyright (C) 2005-2018 Free Software Foundation, Inc. |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
2 ; |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
3 ; This file is part of GCC. |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
4 ; |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
5 ; GCC is free software; you can redistribute it and/or modify it under |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
6 ; the terms of the GNU General Public License as published by the Free |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
7 ; Software Foundation; either version 3, or (at your option) any later |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
8 ; version. |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
9 ; |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
10 ; GCC is distributed in the hope that it will be useful, but WITHOUT ANY |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
11 ; WARRANTY; without even the implied warranty of MERCHANTABILITY or |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
12 ; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
13 ; for more details. |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
14 ; |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
15 ; You should have received a copy of the GNU General Public License |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
16 ; along with GCC; see the file COPYING3. If not see |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
17 ; <http://www.gnu.org/licenses/>. |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
18 |
111 | 19 HeaderInclude |
20 config/ia64/ia64-opts.h | |
21 | |
22 ; Which cpu are we scheduling for. | |
23 Variable | |
24 enum processor_type ia64_tune = PROCESSOR_ITANIUM2 | |
25 | |
0 | 26 mbig-endian |
27 Target Report RejectNegative Mask(BIG_ENDIAN) | |
111 | 28 Generate big endian code. |
0 | 29 |
30 mlittle-endian | |
31 Target Report RejectNegative InverseMask(BIG_ENDIAN) | |
111 | 32 Generate little endian code. |
0 | 33 |
34 mgnu-as | |
35 Target Report Mask(GNU_AS) | |
111 | 36 Generate code for GNU as. |
0 | 37 |
38 mgnu-ld | |
39 Target Report Mask(GNU_LD) | |
111 | 40 Generate code for GNU ld. |
0 | 41 |
42 mvolatile-asm-stop | |
43 Target Report Mask(VOL_ASM_STOP) | |
111 | 44 Emit stop bits before and after volatile extended asms. |
0 | 45 |
46 mregister-names | |
47 Target Mask(REG_NAMES) | |
111 | 48 Use in/loc/out register names. |
0 | 49 |
50 mno-sdata | |
51 Target Report RejectNegative Mask(NO_SDATA) | |
52 | |
53 msdata | |
54 Target Report RejectNegative InverseMask(NO_SDATA) | |
111 | 55 Enable use of sdata/scommon/sbss. |
0 | 56 |
57 mno-pic | |
58 Target Report RejectNegative Mask(NO_PIC) | |
111 | 59 Generate code without GP reg. |
0 | 60 |
61 mconstant-gp | |
62 Target Report RejectNegative Mask(CONST_GP) | |
111 | 63 gp is constant (but save/restore gp on indirect calls). |
0 | 64 |
65 mauto-pic | |
66 Target Report RejectNegative Mask(AUTO_PIC) | |
111 | 67 Generate self-relocatable code. |
0 | 68 |
69 minline-float-divide-min-latency | |
70 Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 1) | |
111 | 71 Generate inline floating point division, optimize for latency. |
0 | 72 |
73 minline-float-divide-max-throughput | |
74 Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 2) Init(2) | |
111 | 75 Generate inline floating point division, optimize for throughput. |
0 | 76 |
77 mno-inline-float-divide | |
78 Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 0) | |
79 | |
80 minline-int-divide-min-latency | |
81 Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 1) | |
111 | 82 Generate inline integer division, optimize for latency. |
0 | 83 |
84 minline-int-divide-max-throughput | |
85 Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 2) | |
111 | 86 Generate inline integer division, optimize for throughput. |
0 | 87 |
88 mno-inline-int-divide | |
89 Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 0) | |
111 | 90 Do not inline integer division. |
0 | 91 |
92 minline-sqrt-min-latency | |
93 Target Report RejectNegative Var(TARGET_INLINE_SQRT, 1) | |
111 | 94 Generate inline square root, optimize for latency. |
0 | 95 |
96 minline-sqrt-max-throughput | |
97 Target Report RejectNegative Var(TARGET_INLINE_SQRT, 2) | |
111 | 98 Generate inline square root, optimize for throughput. |
0 | 99 |
100 mno-inline-sqrt | |
101 Target Report RejectNegative Var(TARGET_INLINE_SQRT, 0) | |
111 | 102 Do not inline square root. |
0 | 103 |
104 mdwarf2-asm | |
105 Target Report Mask(DWARF2_ASM) | |
111 | 106 Enable DWARF line debug info via GNU as. |
0 | 107 |
108 mearly-stop-bits | |
109 Target Report Mask(EARLY_STOP_BITS) | |
111 | 110 Enable earlier placing stop bits for better scheduling. |
0 | 111 |
112 mfixed-range= | |
111 | 113 Target RejectNegative Joined Var(ia64_deferred_options) Defer |
114 Specify range of registers to make fixed. | |
0 | 115 |
116 mtls-size= | |
117 Target RejectNegative Joined UInteger Var(ia64_tls_size) Init(22) | |
111 | 118 Specify bit size of immediate TLS offsets. |
0 | 119 |
120 mtune= | |
111 | 121 Target RejectNegative Joined Enum(ia64_tune) Var(ia64_tune) |
122 Schedule code for given CPU. | |
123 | |
124 Enum | |
125 Name(ia64_tune) Type(enum processor_type) | |
126 Known Itanium CPUs (for use with the -mtune= option): | |
127 | |
128 EnumValue | |
129 Enum(ia64_tune) String(itanium2) Value(PROCESSOR_ITANIUM2) | |
130 | |
131 EnumValue | |
132 Enum(ia64_tune) String(mckinley) Value(PROCESSOR_ITANIUM2) | |
0 | 133 |
134 msched-br-data-spec | |
135 Target Report Var(mflag_sched_br_data_spec) Init(0) | |
111 | 136 Use data speculation before reload. |
0 | 137 |
138 msched-ar-data-spec | |
139 Target Report Var(mflag_sched_ar_data_spec) Init(1) | |
111 | 140 Use data speculation after reload. |
0 | 141 |
142 msched-control-spec | |
143 Target Report Var(mflag_sched_control_spec) Init(2) | |
111 | 144 Use control speculation. |
0 | 145 |
146 msched-br-in-data-spec | |
147 Target Report Var(mflag_sched_br_in_data_spec) Init(1) | |
111 | 148 Use in block data speculation before reload. |
0 | 149 |
150 msched-ar-in-data-spec | |
151 Target Report Var(mflag_sched_ar_in_data_spec) Init(1) | |
111 | 152 Use in block data speculation after reload. |
0 | 153 |
154 msched-in-control-spec | |
155 Target Report Var(mflag_sched_in_control_spec) Init(1) | |
111 | 156 Use in block control speculation. |
0 | 157 |
158 msched-spec-ldc | |
159 Target Report Var(mflag_sched_spec_ldc) Init(1) | |
111 | 160 Use simple data speculation check. |
0 | 161 |
162 msched-spec-control-ldc | |
163 Target Report Var(mflag_sched_spec_control_ldc) Init(0) | |
111 | 164 Use simple data speculation check for control speculation. |
0 | 165 |
166 msched-prefer-non-data-spec-insns | |
131 | 167 Target Deprecated |
0 | 168 |
169 msched-prefer-non-control-spec-insns | |
131 | 170 Target Deprecated |
0 | 171 |
172 msched-count-spec-in-critical-path | |
173 Target Report Var(mflag_sched_count_spec_in_critical_path) Init(0) | |
111 | 174 Count speculative dependencies while calculating priority of instructions. |
0 | 175 |
176 msched-stop-bits-after-every-cycle | |
177 Target Report Var(mflag_sched_stop_bits_after_every_cycle) Init(1) | |
111 | 178 Place a stop bit after every cycle when scheduling. |
0 | 179 |
180 msched-fp-mem-deps-zero-cost | |
181 Target Report Var(mflag_sched_fp_mem_deps_zero_cost) Init(0) | |
111 | 182 Assume that floating-point stores and loads are not likely to cause conflict when placed into one instruction group. |
0 | 183 |
184 msched-max-memory-insns= | |
185 Target RejectNegative Joined UInteger Var(ia64_max_memory_insns) Init(1) | |
111 | 186 Soft limit on number of memory insns per instruction group, giving lower priority to subsequent memory insns attempting to schedule in the same insn group. Frequently useful to prevent cache bank conflicts. Default value is 1. |
0 | 187 |
188 msched-max-memory-insns-hard-limit | |
189 Target Report Var(mflag_sched_mem_insns_hard_limit) Init(0) | |
111 | 190 Disallow more than 'msched-max-memory-insns' in instruction group. Otherwise, limit is 'soft' (prefer non-memory operations when limit is reached). |
0 | 191 |
192 msel-sched-dont-check-control-spec | |
193 Target Report Var(mflag_sel_sched_dont_check_control_spec) Init(0) | |
111 | 194 Don't generate checks for control speculation in selective scheduling. |
0 | 195 |
196 ; This comment is to ensure we retain the blank line above. |