111
|
1 /* Common hooks for AArch64.
|
145
|
2 Copyright (C) 2012-2020 Free Software Foundation, Inc.
|
111
|
3 Contributed by ARM Ltd.
|
|
4
|
|
5 This file is part of GCC.
|
|
6
|
|
7 GCC is free software; you can redistribute it and/or modify it
|
|
8 under the terms of the GNU General Public License as published
|
|
9 by the Free Software Foundation; either version 3, or (at your
|
|
10 option) any later version.
|
|
11
|
|
12 GCC is distributed in the hope that it will be useful, but WITHOUT
|
|
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
15 License for more details.
|
|
16
|
|
17 You should have received a copy of the GNU General Public License
|
|
18 along with GCC; see the file COPYING3. If not see
|
|
19 <http://www.gnu.org/licenses/>. */
|
|
20
|
|
21 #include "config.h"
|
|
22 #define INCLUDE_STRING
|
|
23 #include "system.h"
|
|
24 #include "coretypes.h"
|
|
25 #include "tm.h"
|
|
26 #include "memmodel.h"
|
|
27 #include "tm_p.h"
|
|
28 #include "common/common-target.h"
|
|
29 #include "common/common-target-def.h"
|
|
30 #include "opts.h"
|
|
31 #include "flags.h"
|
|
32 #include "diagnostic.h"
|
|
33
|
|
34 #ifdef TARGET_BIG_ENDIAN_DEFAULT
|
|
35 #undef TARGET_DEFAULT_TARGET_FLAGS
|
|
36 #define TARGET_DEFAULT_TARGET_FLAGS (MASK_BIG_END)
|
|
37 #endif
|
|
38
|
|
39 #undef TARGET_HANDLE_OPTION
|
|
40 #define TARGET_HANDLE_OPTION aarch64_handle_option
|
|
41
|
|
42 #undef TARGET_OPTION_OPTIMIZATION_TABLE
|
|
43 #define TARGET_OPTION_OPTIMIZATION_TABLE aarch_option_optimization_table
|
145
|
44 #undef TARGET_OPTION_INIT_STRUCT
|
|
45 #define TARGET_OPTION_INIT_STRUCT aarch64_option_init_struct
|
111
|
46
|
|
47 /* Set default optimization options. */
|
|
48 static const struct default_options aarch_option_optimization_table[] =
|
|
49 {
|
|
50 /* Enable section anchors by default at -O1 or higher. */
|
|
51 { OPT_LEVELS_1_PLUS, OPT_fsection_anchors, NULL, 1 },
|
131
|
52 /* Disable fomit-frame-pointer by default. */
|
|
53 { OPT_LEVELS_ALL, OPT_fomit_frame_pointer, NULL, 0 },
|
111
|
54 /* Enable -fsched-pressure by default when optimizing. */
|
|
55 { OPT_LEVELS_1_PLUS, OPT_fsched_pressure, NULL, 1 },
|
|
56 /* Enable redundant extension instructions removal at -O2 and higher. */
|
|
57 { OPT_LEVELS_2_PLUS, OPT_free, NULL, 1 },
|
131
|
58 #if (TARGET_DEFAULT_ASYNC_UNWIND_TABLES == 1)
|
|
59 { OPT_LEVELS_ALL, OPT_fasynchronous_unwind_tables, NULL, 1 },
|
|
60 { OPT_LEVELS_ALL, OPT_funwind_tables, NULL, 1},
|
|
61 #endif
|
145
|
62 { OPT_LEVELS_ALL, OPT__param_stack_clash_protection_guard_size_, NULL,
|
|
63 DEFAULT_STK_CLASH_GUARD_SIZE == 0 ? 16 : DEFAULT_STK_CLASH_GUARD_SIZE },
|
|
64
|
111
|
65 { OPT_LEVELS_NONE, 0, NULL, 0 }
|
|
66 };
|
|
67
|
|
68 /* Implement TARGET_HANDLE_OPTION.
|
|
69 This function handles the target specific options for CPU/target selection.
|
|
70
|
|
71 -mcpu=CPU is shorthand for -march=ARCH_FOR_CPU, -mtune=CPU.
|
|
72 If either of -march or -mtune is given, they override their
|
|
73 respective component of -mcpu. This logic is implemented
|
|
74 in config/aarch64/aarch64.c:aarch64_override_options. */
|
|
75
|
|
76 bool
|
|
77 aarch64_handle_option (struct gcc_options *opts,
|
|
78 struct gcc_options *opts_set ATTRIBUTE_UNUSED,
|
|
79 const struct cl_decoded_option *decoded,
|
|
80 location_t loc ATTRIBUTE_UNUSED)
|
|
81 {
|
|
82 size_t code = decoded->opt_index;
|
|
83 const char *arg = decoded->arg;
|
|
84 int val = decoded->value;
|
|
85
|
|
86 switch (code)
|
|
87 {
|
|
88 case OPT_march_:
|
|
89 opts->x_aarch64_arch_string = arg;
|
|
90 return true;
|
|
91
|
|
92 case OPT_mcpu_:
|
|
93 opts->x_aarch64_cpu_string = arg;
|
|
94 return true;
|
|
95
|
|
96 case OPT_mtune_:
|
|
97 opts->x_aarch64_tune_string = arg;
|
|
98 return true;
|
|
99
|
|
100 case OPT_mgeneral_regs_only:
|
|
101 opts->x_target_flags |= MASK_GENERAL_REGS_ONLY;
|
|
102 return true;
|
|
103
|
|
104 case OPT_mfix_cortex_a53_835769:
|
|
105 opts->x_aarch64_fix_a53_err835769 = val;
|
|
106 return true;
|
|
107
|
|
108 case OPT_mstrict_align:
|
131
|
109 if (val)
|
|
110 opts->x_target_flags |= MASK_STRICT_ALIGN;
|
|
111 else
|
|
112 opts->x_target_flags &= ~MASK_STRICT_ALIGN;
|
111
|
113 return true;
|
|
114
|
|
115 case OPT_momit_leaf_frame_pointer:
|
|
116 opts->x_flag_omit_leaf_frame_pointer = val;
|
|
117 return true;
|
|
118
|
|
119 default:
|
|
120 return true;
|
|
121 }
|
|
122 }
|
|
123
|
|
124 /* An ISA extension in the co-processor and main instruction set space. */
|
|
125 struct aarch64_option_extension
|
|
126 {
|
|
127 const char *const name;
|
145
|
128 const uint64_t flag_canonical;
|
|
129 const uint64_t flags_on;
|
|
130 const uint64_t flags_off;
|
|
131 const bool is_synthetic;
|
111
|
132 };
|
|
133
|
|
134 /* ISA extensions in AArch64. */
|
|
135 static const struct aarch64_option_extension all_extensions[] =
|
|
136 {
|
145
|
137 #define AARCH64_OPT_EXTENSION(NAME, FLAG_CANONICAL, FLAGS_ON, FLAGS_OFF, \
|
|
138 SYNTHETIC, Z) \
|
|
139 {NAME, FLAG_CANONICAL, FLAGS_ON, FLAGS_OFF, SYNTHETIC},
|
111
|
140 #include "config/aarch64/aarch64-option-extensions.def"
|
145
|
141 {NULL, 0, 0, 0, false}
|
|
142 };
|
|
143
|
|
144 /* A copy of the ISA extensions list for AArch64 sorted by the popcount of
|
|
145 bits and extension turned on. Cached for efficiency. */
|
|
146 static struct aarch64_option_extension all_extensions_by_on[] =
|
|
147 {
|
|
148 #define AARCH64_OPT_EXTENSION(NAME, FLAG_CANONICAL, FLAGS_ON, FLAGS_OFF, \
|
|
149 SYNTHETIC, Z) \
|
|
150 {NAME, FLAG_CANONICAL, FLAGS_ON, FLAGS_OFF, SYNTHETIC},
|
|
151 #include "config/aarch64/aarch64-option-extensions.def"
|
|
152 {NULL, 0, 0, 0, false}
|
111
|
153 };
|
|
154
|
|
155 struct processor_name_to_arch
|
|
156 {
|
|
157 const std::string processor_name;
|
|
158 const enum aarch64_arch arch;
|
145
|
159 const uint64_t flags;
|
111
|
160 };
|
|
161
|
|
162 struct arch_to_arch_name
|
|
163 {
|
|
164 const enum aarch64_arch arch;
|
|
165 const std::string arch_name;
|
145
|
166 const uint64_t flags;
|
111
|
167 };
|
|
168
|
|
169 /* Map processor names to the architecture revision they implement and
|
|
170 the default set of architectural feature flags they support. */
|
|
171 static const struct processor_name_to_arch all_cores[] =
|
|
172 {
|
|
173 #define AARCH64_CORE(NAME, X, IDENT, ARCH_IDENT, FLAGS, COSTS, IMP, PART, VARIANT) \
|
|
174 {NAME, AARCH64_ARCH_##ARCH_IDENT, FLAGS},
|
|
175 #include "config/aarch64/aarch64-cores.def"
|
|
176 {"generic", AARCH64_ARCH_8A, AARCH64_FL_FOR_ARCH8},
|
|
177 {"", aarch64_no_arch, 0}
|
|
178 };
|
|
179
|
|
180 /* Map architecture revisions to their string representation. */
|
|
181 static const struct arch_to_arch_name all_architectures[] =
|
|
182 {
|
|
183 #define AARCH64_ARCH(NAME, CORE, ARCH_IDENT, ARCH, FLAGS) \
|
|
184 {AARCH64_ARCH_##ARCH_IDENT, NAME, FLAGS},
|
|
185 #include "config/aarch64/aarch64-arches.def"
|
|
186 {aarch64_no_arch, "", 0}
|
|
187 };
|
|
188
|
|
189 /* Parse the architecture extension string STR and update ISA_FLAGS
|
|
190 with the architecture features turned on or off. Return a
|
145
|
191 aarch64_parse_opt_result describing the result.
|
|
192 When the STR string contains an invalid extension,
|
|
193 a copy of the string is created and stored to INVALID_EXTENSION. */
|
111
|
194
|
|
195 enum aarch64_parse_opt_result
|
145
|
196 aarch64_parse_extension (const char *str, uint64_t *isa_flags,
|
|
197 std::string *invalid_extension)
|
111
|
198 {
|
|
199 /* The extension string is parsed left to right. */
|
|
200 const struct aarch64_option_extension *opt = NULL;
|
|
201
|
|
202 /* Flag to say whether we are adding or removing an extension. */
|
|
203 int adding_ext = -1;
|
|
204
|
|
205 while (str != NULL && *str != 0)
|
|
206 {
|
|
207 const char *ext;
|
|
208 size_t len;
|
|
209
|
|
210 str++;
|
|
211 ext = strchr (str, '+');
|
|
212
|
|
213 if (ext != NULL)
|
|
214 len = ext - str;
|
|
215 else
|
|
216 len = strlen (str);
|
|
217
|
|
218 if (len >= 2 && strncmp (str, "no", 2) == 0)
|
|
219 {
|
|
220 adding_ext = 0;
|
|
221 len -= 2;
|
|
222 str += 2;
|
|
223 }
|
|
224 else if (len > 0)
|
|
225 adding_ext = 1;
|
|
226
|
|
227 if (len == 0)
|
|
228 return AARCH64_PARSE_MISSING_ARG;
|
|
229
|
|
230
|
|
231 /* Scan over the extensions table trying to find an exact match. */
|
|
232 for (opt = all_extensions; opt->name != NULL; opt++)
|
|
233 {
|
|
234 if (strlen (opt->name) == len && strncmp (opt->name, str, len) == 0)
|
|
235 {
|
|
236 /* Add or remove the extension. */
|
|
237 if (adding_ext)
|
|
238 *isa_flags |= (opt->flags_on | opt->flag_canonical);
|
|
239 else
|
|
240 *isa_flags &= ~(opt->flags_off | opt->flag_canonical);
|
|
241 break;
|
|
242 }
|
|
243 }
|
|
244
|
|
245 if (opt->name == NULL)
|
|
246 {
|
|
247 /* Extension not found in list. */
|
145
|
248 if (invalid_extension)
|
|
249 *invalid_extension = std::string (str, len);
|
111
|
250 return AARCH64_PARSE_INVALID_FEATURE;
|
|
251 }
|
|
252
|
|
253 str = ext;
|
|
254 };
|
|
255
|
|
256 return AARCH64_PARSE_OK;
|
|
257 }
|
|
258
|
145
|
259 /* Append all architecture extension candidates to the CANDIDATES vector. */
|
|
260
|
|
261 void
|
|
262 aarch64_get_all_extension_candidates (auto_vec<const char *> *candidates)
|
|
263 {
|
|
264 const struct aarch64_option_extension *opt;
|
|
265 for (opt = all_extensions; opt->name != NULL; opt++)
|
|
266 candidates->safe_push (opt->name);
|
|
267 }
|
|
268
|
|
269 /* Comparer to sort aarch64's feature extensions by population count. Largest
|
|
270 first. */
|
|
271
|
|
272 typedef const struct aarch64_option_extension opt_ext;
|
|
273
|
|
274 int opt_ext_cmp (const void* a, const void* b)
|
|
275 {
|
|
276 opt_ext *opt_a = (opt_ext *)a;
|
|
277 opt_ext *opt_b = (opt_ext *)b;
|
|
278
|
|
279 /* We consider the total set of bits an options turns on to be the union of
|
|
280 the singleton set containing the option itself and the set of options it
|
|
281 turns on as a dependency. As an example +dotprod turns on FL_DOTPROD and
|
|
282 FL_SIMD. As such the set of bits represented by this option is
|
|
283 {FL_DOTPROD, FL_SIMD}. */
|
|
284 uint64_t total_flags_a = opt_a->flag_canonical & opt_a->flags_on;
|
|
285 uint64_t total_flags_b = opt_b->flag_canonical & opt_b->flags_on;
|
|
286 int popcnt_a = popcount_hwi ((HOST_WIDE_INT)total_flags_a);
|
|
287 int popcnt_b = popcount_hwi ((HOST_WIDE_INT)total_flags_b);
|
|
288 int order = popcnt_b - popcnt_a;
|
|
289
|
|
290 /* If they have the same amount of bits set, give it a more
|
|
291 deterministic ordering by using the value of the bits themselves. */
|
|
292 if (order != 0)
|
|
293 return order;
|
|
294
|
|
295 if (total_flags_a != total_flags_b)
|
|
296 return total_flags_a < total_flags_b ? 1 : -1;
|
|
297
|
|
298 return 0;
|
|
299 }
|
|
300
|
|
301 /* Implement TARGET_OPTION_INIT_STRUCT. */
|
|
302
|
|
303 static void
|
|
304 aarch64_option_init_struct (struct gcc_options *opts ATTRIBUTE_UNUSED)
|
|
305 {
|
|
306 /* Sort the extensions based on how many bits they set, order the larger
|
|
307 counts first. We sort the list because this makes processing the
|
|
308 feature bits O(n) instead of O(n^2). While n is small, the function
|
|
309 to calculate the feature strings is called on every options push,
|
|
310 pop and attribute change (arm_neon headers, lto etc all cause this to
|
|
311 happen quite frequently). It is a trade-off between time and space and
|
|
312 so time won. */
|
|
313 int n_extensions
|
|
314 = sizeof (all_extensions) / sizeof (struct aarch64_option_extension);
|
|
315 qsort (&all_extensions_by_on, n_extensions,
|
|
316 sizeof (struct aarch64_option_extension), opt_ext_cmp);
|
|
317 }
|
|
318
|
|
319 /* Checks to see if enough bits from the option OPT are enabled in
|
|
320 ISA_FLAG_BITS to be able to replace the individual options with the
|
|
321 canonicalized version of the option. This is done based on two rules:
|
|
322
|
|
323 1) Synthetic groups, such as +crypto we only care about the bits that are
|
|
324 turned on. e.g. +aes+sha2 can be replaced with +crypto.
|
|
325
|
|
326 2) Options that themselves have a bit, such as +rdma, in this case, all the
|
|
327 feature bits they turn on must be available and the bit for the option
|
|
328 itself must be. In this case it's effectively a reduction rather than a
|
|
329 grouping. e.g. +fp+simd is not enough to turn on +rdma, for that you would
|
|
330 need +rdma+fp+simd which is reduced down to +rdma.
|
|
331 */
|
|
332
|
|
333 static bool
|
|
334 aarch64_contains_opt (uint64_t isa_flag_bits, opt_ext *opt)
|
|
335 {
|
|
336 uint64_t flags_check
|
|
337 = opt->is_synthetic ? opt->flags_on : opt->flag_canonical;
|
|
338
|
|
339 return (isa_flag_bits & flags_check) == flags_check;
|
|
340 }
|
|
341
|
111
|
342 /* Return a string representation of ISA_FLAGS. DEFAULT_ARCH_FLAGS
|
|
343 gives the default set of flags which are implied by whatever -march
|
|
344 we'd put out. Our job is to figure out the minimal set of "+" and
|
|
345 "+no" feature flags to put out, and to put them out grouped such
|
|
346 that all the "+" flags come before the "+no" flags. */
|
|
347
|
|
348 std::string
|
145
|
349 aarch64_get_extension_string_for_isa_flags (uint64_t isa_flags,
|
|
350 uint64_t default_arch_flags)
|
111
|
351 {
|
|
352 const struct aarch64_option_extension *opt = NULL;
|
|
353 std::string outstr = "";
|
|
354
|
145
|
355 uint64_t isa_flag_bits = isa_flags;
|
|
356
|
|
357 /* Pass one: Minimize the search space by reducing the set of options
|
|
358 to the smallest set that still turns on the same features as before in
|
|
359 conjunction with the bits that are turned on by default for the selected
|
|
360 architecture. */
|
|
361 for (opt = all_extensions_by_on; opt->name != NULL; opt++)
|
|
362 {
|
|
363 /* If the bit is on by default, then all the options it turns on are also
|
|
364 on by default due to the transitive dependencies.
|
|
365
|
|
366 If the option is enabled explicitly in the set then we need to emit
|
|
367 an option for it. Since this list is sorted by extensions setting the
|
|
368 largest number of featers first, we can be sure that nothing else will
|
|
369 ever need to set the bits we already set. Consider the following
|
|
370 situation:
|
|
371
|
|
372 Feat1 = A + B + C
|
|
373 Feat2 = A + B
|
|
374 Feat3 = A + D
|
|
375 Feat4 = B + C
|
|
376 Feat5 = C
|
|
377
|
|
378 The following results are expected:
|
|
379
|
|
380 A + C = A + Feat5
|
|
381 B + C = Feat4
|
|
382 Feat4 + A = Feat1
|
|
383 Feat2 + Feat5 = Feat1
|
|
384 Feat1 + C = Feat1
|
|
385 Feat3 + Feat4 = Feat1 + D
|
|
386
|
|
387 This search assumes that all invidual feature bits are use visible,
|
|
388 in other words the user must be able to do +A, +B, +C and +D. */
|
|
389 if (aarch64_contains_opt (isa_flag_bits | default_arch_flags, opt))
|
111
|
390 {
|
145
|
391 /* We remove all the dependent bits, to prevent them from being turned
|
|
392 on twice. This only works because we assume that all there are
|
|
393 individual options to set all bits standalone. */
|
|
394 isa_flag_bits &= ~opt->flags_on;
|
|
395 isa_flag_bits |= opt->flag_canonical;
|
111
|
396 }
|
145
|
397 }
|
|
398
|
|
399 /* By toggling bits on and off, we may have set bits on that are already
|
|
400 enabled by default. So we mask the default set out so we don't emit an
|
|
401 option for them. Instead of checking for this each time during Pass One
|
|
402 we just mask all default bits away at the end. */
|
|
403 isa_flag_bits &= ~default_arch_flags;
|
|
404
|
|
405 /* We now have the smallest set of features we need to process. A subsequent
|
|
406 linear scan of the bits in isa_flag_bits will allow us to print the ext
|
|
407 names. However as a special case if CRC was enabled before, always print
|
|
408 it. This is required because some CPUs have an incorrect specification
|
|
409 in older assemblers. Even though CRC should be the default for these
|
|
410 cases the -mcpu values won't turn it on. */
|
|
411 if (isa_flags & AARCH64_ISA_CRC)
|
|
412 isa_flag_bits |= AARCH64_ISA_CRC;
|
111
|
413
|
145
|
414 /* Pass Two:
|
|
415 Print the option names that we're sure we must turn on. These are only
|
|
416 optional extension names. Mandatory ones have already been removed and
|
|
417 ones we explicitly want off have been too. */
|
|
418 for (opt = all_extensions_by_on; opt->name != NULL; opt++)
|
|
419 {
|
|
420 if (isa_flag_bits & opt->flag_canonical)
|
|
421 {
|
|
422 outstr += "+";
|
|
423 outstr += opt->name;
|
|
424 }
|
|
425 }
|
|
426
|
|
427 /* Pass Three:
|
|
428 Print out a +no for any mandatory extension that we are
|
|
429 turning off. By this point aarch64_parse_extension would have ensured
|
|
430 that any optional extensions are turned off. The only things left are
|
|
431 things that can't be turned off usually, e.g. something that is on by
|
|
432 default because it's mandatory and we want it off. For turning off bits
|
|
433 we don't guarantee the smallest set of flags, but instead just emit all
|
|
434 options the user has specified.
|
|
435
|
|
436 The assembler requires all +<opts> to be printed before +no<opts>. */
|
|
437 for (opt = all_extensions_by_on; opt->name != NULL; opt++)
|
|
438 {
|
|
439 if ((~isa_flags) & opt->flag_canonical
|
|
440 && !((~default_arch_flags) & opt->flag_canonical))
|
|
441 {
|
|
442 outstr += "+no";
|
|
443 outstr += opt->name;
|
|
444 }
|
|
445 }
|
111
|
446
|
|
447 return outstr;
|
|
448 }
|
|
449
|
|
450 /* Attempt to rewrite NAME, which has been passed on the command line
|
|
451 as a -mcpu option to an equivalent -march value. If we can do so,
|
|
452 return the new string, otherwise return an error. */
|
|
453
|
|
454 const char *
|
|
455 aarch64_rewrite_selected_cpu (const char *name)
|
|
456 {
|
|
457 std::string original_string (name);
|
|
458 std::string extension_str;
|
|
459 std::string processor;
|
|
460 size_t extension_pos = original_string.find_first_of ('+');
|
|
461
|
|
462 /* Strip and save the extension string. */
|
|
463 if (extension_pos != std::string::npos)
|
|
464 {
|
|
465 processor = original_string.substr (0, extension_pos);
|
|
466 extension_str = original_string.substr (extension_pos,
|
|
467 std::string::npos);
|
|
468 }
|
|
469 else
|
|
470 {
|
|
471 /* No extensions. */
|
|
472 processor = original_string;
|
|
473 }
|
|
474
|
|
475 const struct processor_name_to_arch* p_to_a;
|
|
476 for (p_to_a = all_cores;
|
|
477 p_to_a->arch != aarch64_no_arch;
|
|
478 p_to_a++)
|
|
479 {
|
|
480 if (p_to_a->processor_name == processor)
|
|
481 break;
|
|
482 }
|
|
483
|
|
484 const struct arch_to_arch_name* a_to_an;
|
|
485 for (a_to_an = all_architectures;
|
|
486 a_to_an->arch != aarch64_no_arch;
|
|
487 a_to_an++)
|
|
488 {
|
|
489 if (a_to_an->arch == p_to_a->arch)
|
|
490 break;
|
|
491 }
|
|
492
|
|
493 /* We couldn't find that proceesor name, or the processor name we
|
|
494 found does not map to an architecture we understand. */
|
|
495 if (p_to_a->arch == aarch64_no_arch
|
|
496 || a_to_an->arch == aarch64_no_arch)
|
145
|
497 fatal_error (input_location, "unknown value %qs for %<-mcpu%>", name);
|
111
|
498
|
145
|
499 uint64_t extensions = p_to_a->flags;
|
|
500 aarch64_parse_extension (extension_str.c_str (), &extensions, NULL);
|
111
|
501
|
|
502 std::string outstr = a_to_an->arch_name
|
|
503 + aarch64_get_extension_string_for_isa_flags (extensions,
|
|
504 a_to_an->flags);
|
|
505
|
|
506 /* We are going to memory leak here, nobody elsewhere
|
|
507 in the callchain is going to clean up after us. The alternative is
|
|
508 to allocate a static buffer, and assert that it is big enough for our
|
|
509 modified string, which seems much worse! */
|
|
510 return xstrdup (outstr.c_str ());
|
|
511 }
|
|
512
|
|
513 /* Called by the driver to rewrite a name passed to the -mcpu
|
|
514 argument in preparation to be passed to the assembler. The
|
|
515 names passed from the commend line will be in ARGV, we want
|
|
516 to use the right-most argument, which should be in
|
|
517 ARGV[ARGC - 1]. ARGC should always be greater than 0. */
|
|
518
|
|
519 const char *
|
|
520 aarch64_rewrite_mcpu (int argc, const char **argv)
|
|
521 {
|
|
522 gcc_assert (argc);
|
|
523 return aarch64_rewrite_selected_cpu (argv[argc - 1]);
|
|
524 }
|
|
525
|
145
|
526 struct gcc_targetm_common targetm_common = TARGETM_COMMON_INITIALIZER;
|
|
527
|
111
|
528 #undef AARCH64_CPU_NAME_LENGTH
|
|
529
|