Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/m68k/m68k.opt @ 158:494b0b89df80 default tip
...
| author | Shinji KONO <kono@ie.u-ryukyu.ac.jp> |
|---|---|
| date | Mon, 25 May 2020 18:13:55 +0900 |
| parents | 1830386684a0 |
| children |
| rev | line source |
|---|---|
| 0 | 1 ; Options for the Motorola 68000 port of the compiler. |
| 2 | |
| 145 | 3 ; Copyright (C) 2005-2020 Free Software Foundation, Inc. |
| 0 | 4 ; |
| 5 ; This file is part of GCC. | |
| 6 ; | |
| 7 ; GCC is free software; you can redistribute it and/or modify it under | |
| 8 ; the terms of the GNU General Public License as published by the Free | |
| 9 ; Software Foundation; either version 3, or (at your option) any later | |
| 10 ; version. | |
| 11 ; | |
| 12 ; GCC is distributed in the hope that it will be useful, but WITHOUT ANY | |
| 13 ; WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 14 ; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 15 ; for more details. | |
| 16 ; | |
| 17 ; You should have received a copy of the GNU General Public License | |
| 18 ; along with GCC; see the file COPYING3. If not see | |
| 19 ; <http://www.gnu.org/licenses/>. | |
| 20 | |
| 111 | 21 HeaderInclude |
| 22 config/m68k/m68k-opts.h | |
| 23 | |
| 24 ; Specify the identification number of the library being built. | |
| 25 Variable | |
| 26 const char *m68k_library_id_string = "_current_shared_library_a5_offset_" | |
| 27 | |
| 0 | 28 m5200 |
| 111 | 29 Target RejectNegative Alias(mcpu=, 5206) |
| 30 Generate code for a 520X. | |
| 0 | 31 |
| 32 m5206e | |
| 111 | 33 Target RejectNegative Alias(mcpu=, 5206e) |
| 34 Generate code for a 5206e. | |
| 0 | 35 |
| 36 m528x | |
| 111 | 37 Target RejectNegative Alias(mcpu=, 528x) |
| 38 Generate code for a 528x. | |
| 0 | 39 |
| 40 m5307 | |
| 111 | 41 Target RejectNegative Alias(mcpu=, 5307) |
| 42 Generate code for a 5307. | |
| 0 | 43 |
| 44 m5407 | |
| 111 | 45 Target RejectNegative Alias(mcpu=, 5407) |
| 46 Generate code for a 5407. | |
| 0 | 47 |
| 48 m68000 | |
| 111 | 49 Target RejectNegative Alias(mcpu=, 68000) |
| 50 Generate code for a 68000. | |
| 0 | 51 |
| 52 m68010 | |
| 111 | 53 Target RejectNegative Alias(mcpu=, 68010) |
| 54 Generate code for a 68010. | |
| 0 | 55 |
| 56 m68020 | |
| 111 | 57 Target RejectNegative Alias(mcpu=, 68020) |
| 58 Generate code for a 68020. | |
| 0 | 59 |
| 60 m68020-40 | |
| 61 Target RejectNegative | |
| 111 | 62 Generate code for a 68040, without any new instructions. |
| 0 | 63 |
| 64 m68020-60 | |
| 65 Target RejectNegative | |
| 111 | 66 Generate code for a 68060, without any new instructions. |
| 0 | 67 |
| 68 m68030 | |
| 111 | 69 Target RejectNegative Alias(mcpu=, 68030) |
| 70 Generate code for a 68030. | |
| 0 | 71 |
| 72 m68040 | |
| 111 | 73 Target RejectNegative Alias(mcpu=, 68040) |
| 74 Generate code for a 68040. | |
| 0 | 75 |
| 76 m68060 | |
| 111 | 77 Target RejectNegative Alias(mcpu=, 68060) |
| 78 Generate code for a 68060. | |
| 0 | 79 |
| 80 m68302 | |
| 111 | 81 Target RejectNegative Alias(mcpu=, 68302) |
| 82 Generate code for a 68302. | |
| 0 | 83 |
| 84 m68332 | |
| 111 | 85 Target RejectNegative Alias(mcpu=, 68332) |
| 86 Generate code for a 68332. | |
| 0 | 87 |
| 88 ; Has no effect on gcc | |
| 89 m68851 | |
| 90 Target | |
| 111 | 91 Generate code for a 68851. |
| 0 | 92 |
| 93 m68881 | |
| 94 Target RejectNegative Mask(HARD_FLOAT) | |
| 111 | 95 Generate code that uses 68881 floating-point instructions. |
| 0 | 96 |
| 97 malign-int | |
| 98 Target Report Mask(ALIGN_INT) | |
| 111 | 99 Align variables on a 32-bit boundary. |
| 0 | 100 |
| 101 march= | |
| 111 | 102 Target RejectNegative Joined Enum(m68k_isa) Var(m68k_arch_option) |
| 103 Specify the name of the target architecture. | |
| 0 | 104 |
| 105 mbitfield | |
| 106 Target Report Mask(BITFIELD) | |
| 111 | 107 Use the bit-field instructions. |
| 0 | 108 |
| 109 mc68000 | |
| 111 | 110 Target RejectNegative Alias(mcpu=, 68000) |
| 111 Generate code for a 68000. | |
| 0 | 112 |
| 113 mc68020 | |
| 111 | 114 Target RejectNegative Alias(mcpu=, 68020) |
| 115 Generate code for a 68020. | |
| 0 | 116 |
| 117 mcfv4e | |
| 111 | 118 Target RejectNegative Alias(mcpu=, 547x) |
| 119 Generate code for a ColdFire v4e. | |
| 0 | 120 |
| 121 mcpu= | |
| 111 | 122 Target RejectNegative Joined Enum(target_device) Var(m68k_cpu_option) Init(unk_device) |
| 123 Specify the target CPU. | |
| 0 | 124 |
| 125 mcpu32 | |
| 111 | 126 Target RejectNegative Alias(mcpu=, 68332) |
| 127 Generate code for a cpu32. | |
| 0 | 128 |
| 129 mdiv | |
| 130 Target Report Mask(CF_HWDIV) | |
| 111 | 131 Use hardware division instructions on ColdFire. |
| 0 | 132 |
| 133 mfidoa | |
| 134 Target RejectNegative | |
| 111 | 135 Generate code for a Fido A. |
| 0 | 136 |
| 137 mhard-float | |
| 111 | 138 Target RejectNegative Mask(HARD_FLOAT) |
| 139 Generate code which uses hardware floating point instructions. | |
| 0 | 140 |
| 141 mid-shared-library | |
| 142 Target Report Mask(ID_SHARED_LIBRARY) | |
| 111 | 143 Enable ID based shared library. |
| 144 | |
| 145 mlong-jump-table-offsets | |
| 146 Target Report RejectNegative Mask(LONG_JUMP_TABLE_OFFSETS) | |
| 147 Use 32-bit offsets in jump tables rather than 16-bit offsets. | |
| 0 | 148 |
| 149 mnobitfield | |
| 150 Target RejectNegative InverseMask(BITFIELD) | |
| 111 | 151 Do not use the bit-field instructions. |
| 0 | 152 |
| 153 mnortd | |
| 154 Target RejectNegative InverseMask(RTD) | |
| 111 | 155 Use normal calling convention. |
| 0 | 156 |
| 157 mnoshort | |
| 158 Target RejectNegative InverseMask(SHORT) | |
| 111 | 159 Consider type 'int' to be 32 bits wide. |
| 0 | 160 |
| 161 mpcrel | |
| 162 Target Report Mask(PCREL) | |
| 111 | 163 Generate pc-relative code. |
| 0 | 164 |
| 165 mrtd | |
| 166 Target Report Mask(RTD) | |
| 111 | 167 Use different calling convention using 'rtd'. |
| 0 | 168 |
| 169 msep-data | |
| 170 Target Report Mask(SEP_DATA) | |
| 111 | 171 Enable separate data segment. |
| 0 | 172 |
| 173 mshared-library-id= | |
| 174 Target RejectNegative Joined UInteger | |
| 111 | 175 ID of shared library to build. |
| 0 | 176 |
| 177 mshort | |
| 178 Target Report Mask(SHORT) | |
| 111 | 179 Consider type 'int' to be 16 bits wide. |
| 0 | 180 |
| 181 msoft-float | |
| 182 Target RejectNegative InverseMask(HARD_FLOAT) | |
| 111 | 183 Generate code with library calls for floating point. |
| 0 | 184 |
| 185 mstrict-align | |
| 186 Target Report Mask(STRICT_ALIGNMENT) | |
| 111 | 187 Do not use unaligned memory references. |
| 0 | 188 |
| 189 mtune= | |
| 111 | 190 Target RejectNegative Joined Enum(uarch_type) Var(m68k_tune_option) Init(unk_arch) |
| 191 Tune for the specified target CPU or architecture. | |
| 0 | 192 |
| 193 mxgot | |
| 194 Target Report Mask(XGOT) | |
| 111 | 195 Support more than 8192 GOT entries on ColdFire. |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
196 |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
197 mxtls |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
198 Target Report Mask(XTLS) |
| 111 | 199 Support TLS segment larger than 64K. |