annotate gcc/config/rs6000/rs6000-modes.def @ 158:494b0b89df80 default tip

...
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Mon, 25 May 2020 18:13:55 +0900
parents 1830386684a0
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
1 /* Definitions of target machine for GNU compiler, for IBM RS/6000.
145
1830386684a0 gcc-9.2.0
anatofuz
parents: 131
diff changeset
2 Copyright (C) 2002-2020 Free Software Foundation, Inc.
0
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
3 Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
4
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
5 This file is part of GCC.
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
6
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 GCC is free software; you can redistribute it and/or modify it
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
8 under the terms of the GNU General Public License as published
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
9 by the Free Software Foundation; either version 3, or (at your
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
10 option) any later version.
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
11
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
12 GCC is distributed in the hope that it will be useful, but WITHOUT
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
15 License for more details.
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
16
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
17 You should have received a copy of the GNU General Public License
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
18 along with GCC; see the file COPYING3. If not see
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
19 <http://www.gnu.org/licenses/>. */
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
20
131
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
21 /* We order the 3 128-bit floating point types so that IFmode (IBM 128-bit
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
22 floating point) is the 128-bit floating point type with the highest
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
23 precision (128 bits). This so that machine independent parts of the
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
24 compiler do not try to widen IFmode to TFmode on ISA 3.0 (power9) that has
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
25 hardware support for IEEE 128-bit. We set TFmode (long double mode) in
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
26 between, and KFmode (explicit __float128) below it.
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
27
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
28 Previously, IFmode and KFmode were defined to be fractional modes and TFmode
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
29 was the standard mode. Since IFmode does not define the normal arithmetic
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
30 insns (other than neg/abs), on a ISA 3.0 system, the machine independent
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
31 parts of the compiler would see that TFmode has the necessary hardware
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
32 support, and widen the operation from IFmode to TFmode. However, IEEE
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
33 128-bit is not strictly a super-set of IBM extended double and the
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
34 conversion to/from IEEE 128-bit was a function call.
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
35
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
36 We now make IFmode the highest fractional mode, which means its values are
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
37 not considered for widening. Since we don't define insns for IFmode, the
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
38 IEEE 128-bit modes would not widen to IFmode. */
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
39
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
40 #ifndef RS6000_MODES_H
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
41 #include "config/rs6000/rs6000-modes.h"
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
42 #endif
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
43
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
44 /* IBM 128-bit floating point. */
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
45 FRACTIONAL_FLOAT_MODE (IF, FLOAT_PRECISION_IFmode, 16, ibm_extended_format);
111
kono
parents: 67
diff changeset
46
kono
parents: 67
diff changeset
47 /* Explicit IEEE 128-bit floating point. */
131
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
48 FRACTIONAL_FLOAT_MODE (KF, FLOAT_PRECISION_KFmode, 16, ieee_quad_format);
111
kono
parents: 67
diff changeset
49
131
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
50 /* 128-bit floating point, either IBM 128-bit or IEEE 128-bit. This is
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
51 adjusted in rs6000_option_override_internal to be the appropriate floating
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
52 point type. */
84e7813d76e9 gcc-8.2
mir3636
parents: 111
diff changeset
53 FRACTIONAL_FLOAT_MODE (TF, FLOAT_PRECISION_TFmode, 16, ieee_quad_format);
0
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
54
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
55 /* Add any extra modes needed to represent the condition code.
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
56
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
57 For the RS/6000, we need separate modes when unsigned (logical) comparisons
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
58 are being done and we need a separate mode for floating-point. We also
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
59 use a mode for the case when we are comparing the results of two
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
60 comparisons, as then only the EQ bit is valid in the register. */
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
61
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
62 CC_MODE (CCUNS);
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
63 CC_MODE (CCFP);
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
64 CC_MODE (CCEQ);
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
65
a06113de4d67 first commit
kent <kent@cr.ie.u-ryukyu.ac.jp>
parents:
diff changeset
66 /* Vector modes. */
111
kono
parents: 67
diff changeset
67
kono
parents: 67
diff changeset
68 /* VMX/VSX. */
kono
parents: 67
diff changeset
69 VECTOR_MODES (INT, 16); /* V16QI V8HI V4SI V2DI */
kono
parents: 67
diff changeset
70 VECTOR_MODE (INT, TI, 1); /* V1TI */
kono
parents: 67
diff changeset
71 VECTOR_MODES (FLOAT, 16); /* V8HF V4SF V2DF */
kono
parents: 67
diff changeset
72
kono
parents: 67
diff changeset
73 /* Two VMX/VSX vectors (for permute, select, concat, etc.) */
kono
parents: 67
diff changeset
74 VECTOR_MODES (INT, 32); /* V32QI V16HI V8SI V4DI */
kono
parents: 67
diff changeset
75 VECTOR_MODES (FLOAT, 32); /* V16HF V8SF V4DF */
kono
parents: 67
diff changeset
76
145
1830386684a0 gcc-9.2.0
anatofuz
parents: 131
diff changeset
77 /* Half VMX/VSX vector (for internal use) */
1830386684a0 gcc-9.2.0
anatofuz
parents: 131
diff changeset
78 VECTOR_MODE (FLOAT, SF, 2); /* V2SF */
1830386684a0 gcc-9.2.0
anatofuz
parents: 131
diff changeset
79 VECTOR_MODE (INT, SI, 2); /* V2SI */
1830386684a0 gcc-9.2.0
anatofuz
parents: 131
diff changeset
80
111
kono
parents: 67
diff changeset
81 /* Replacement for TImode that only is allowed in GPRs. We also use PTImode
kono
parents: 67
diff changeset
82 for quad memory atomic operations to force getting an even/odd register
kono
parents: 67
diff changeset
83 combination. */
kono
parents: 67
diff changeset
84 PARTIAL_INT_MODE (TI, 128, PTI);