comparison gcc/config/aarch64/thunderx2t99.md @ 111:04ced10e8804

gcc 7
author kono
date Fri, 27 Oct 2017 22:46:09 +0900
parents
children 84e7813d76e9
comparison
equal deleted inserted replaced
68:561a7518be6b 111:04ced10e8804
1 ;; Cavium ThunderX 2 CN99xx pipeline description
2 ;; Copyright (C) 2016-2017 Free Software Foundation, Inc.
3 ;;
4 ;; Contributed by Cavium, Broadcom and Mentor Embedded.
5
6 ;; This file is part of GCC.
7
8 ;; GCC is free software; you can redistribute it and/or modify
9 ;; it under the terms of the GNU General Public License as published by
10 ;; the Free Software Foundation; either version 3, or (at your option)
11 ;; any later version.
12
13 ;; GCC is distributed in the hope that it will be useful,
14 ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
15 ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 ;; GNU General Public License for more details.
17
18 ;; You should have received a copy of the GNU General Public License
19 ;; along with GCC; see the file COPYING3. If not see
20 ;; <http://www.gnu.org/licenses/>.
21
22 (define_automaton "thunderx2t99, thunderx2t99_advsimd, thunderx2t99_ldst")
23 (define_automaton "thunderx2t99_mult")
24
25 (define_cpu_unit "thunderx2t99_i0" "thunderx2t99")
26 (define_cpu_unit "thunderx2t99_i1" "thunderx2t99")
27 (define_cpu_unit "thunderx2t99_i2" "thunderx2t99")
28
29 (define_cpu_unit "thunderx2t99_ls0" "thunderx2t99_ldst")
30 (define_cpu_unit "thunderx2t99_ls1" "thunderx2t99_ldst")
31 (define_cpu_unit "thunderx2t99_sd" "thunderx2t99_ldst")
32
33 ; Pseudo-units for multiply pipeline.
34
35 (define_cpu_unit "thunderx2t99_i1m1" "thunderx2t99_mult")
36 (define_cpu_unit "thunderx2t99_i1m2" "thunderx2t99_mult")
37 (define_cpu_unit "thunderx2t99_i1m3" "thunderx2t99_mult")
38
39 ; Pseudo-units for load delay (assuming dcache hit).
40
41 (define_cpu_unit "thunderx2t99_ls0d1" "thunderx2t99_ldst")
42 (define_cpu_unit "thunderx2t99_ls0d2" "thunderx2t99_ldst")
43 (define_cpu_unit "thunderx2t99_ls0d3" "thunderx2t99_ldst")
44
45 (define_cpu_unit "thunderx2t99_ls1d1" "thunderx2t99_ldst")
46 (define_cpu_unit "thunderx2t99_ls1d2" "thunderx2t99_ldst")
47 (define_cpu_unit "thunderx2t99_ls1d3" "thunderx2t99_ldst")
48
49 ; Make some aliases for f0/f1.
50 (define_cpu_unit "thunderx2t99_f0" "thunderx2t99_advsimd")
51 (define_cpu_unit "thunderx2t99_f1" "thunderx2t99_advsimd")
52
53 (define_reservation "thunderx2t99_i012" "thunderx2t99_i0|thunderx2t99_i1|thunderx2t99_i2")
54 (define_reservation "thunderx2t99_ls01" "thunderx2t99_ls0|thunderx2t99_ls1")
55 (define_reservation "thunderx2t99_f01" "thunderx2t99_f0|thunderx2t99_f1")
56
57 (define_reservation "thunderx2t99_ls_both" "thunderx2t99_ls0+thunderx2t99_ls1")
58
59 ; A load with delay in the ls0/ls1 pipes.
60 (define_reservation "thunderx2t99_l0delay" "thunderx2t99_ls0,\
61 thunderx2t99_ls0d1,thunderx2t99_ls0d2,\
62 thunderx2t99_ls0d3")
63 (define_reservation "thunderx2t99_l1delay" "thunderx2t99_ls1,\
64 thunderx2t99_ls1d1,thunderx2t99_ls1d2,\
65 thunderx2t99_ls1d3")
66 (define_reservation "thunderx2t99_l01delay" "thunderx2t99_l0delay|thunderx2t99_l1delay")
67
68 ;; Branch and call instructions.
69
70 (define_insn_reservation "thunderx2t99_branch" 1
71 (and (eq_attr "tune" "thunderx2t99")
72 (eq_attr "type" "call,branch"))
73 "thunderx2t99_i2")
74
75 ;; Integer arithmetic/logic instructions.
76
77 ; Plain register moves are handled by renaming, and don't create any uops.
78
79 (define_insn_reservation "thunderx2t99_regmove" 0
80 (and (eq_attr "tune" "thunderx2t99")
81 (eq_attr "type" "mov_reg"))
82 "nothing")
83
84 (define_insn_reservation "thunderx2t99_alu_basic" 1
85 (and (eq_attr "tune" "thunderx2t99")
86 (eq_attr "type" "alu_imm,alu_sreg,alus_imm,alus_sreg,\
87 adc_reg,adc_imm,adcs_reg,adcs_imm,\
88 logic_reg,logic_imm,logics_reg,logics_imm,\
89 csel,adr,mov_imm,shift_reg,shift_imm,bfm,\
90 rbit,rev,extend,rotate_imm"))
91 "thunderx2t99_i012")
92
93 (define_insn_reservation "thunderx2t99_alu_shift" 2
94 (and (eq_attr "tune" "thunderx2t99")
95 (eq_attr "type" "alu_shift_imm,alu_ext,alu_shift_reg,\
96 alus_shift_imm,alus_ext,alus_shift_reg,\
97 logic_shift_imm,logics_shift_reg"))
98 "thunderx2t99_i012,thunderx2t99_i012")
99
100 (define_insn_reservation "thunderx2t99_div" 13
101 (and (eq_attr "tune" "thunderx2t99")
102 (eq_attr "type" "sdiv,udiv"))
103 "thunderx2t99_i1*3")
104
105 (define_insn_reservation "thunderx2t99_madd" 5
106 (and (eq_attr "tune" "thunderx2t99")
107 (eq_attr "type" "mla,smlal,umlal"))
108 "thunderx2t99_i1,thunderx2t99_i1m1,thunderx2t99_i1m2,thunderx2t99_i1m3,\
109 thunderx2t99_i012")
110
111 ; NOTE: smull, umull are used for "high part" multiplies too.
112 (define_insn_reservation "thunderx2t99_mul" 4
113 (and (eq_attr "tune" "thunderx2t99")
114 (eq_attr "type" "mul,smull,umull"))
115 "thunderx2t99_i1,thunderx2t99_i1m1,thunderx2t99_i1m2,thunderx2t99_i1m3")
116
117 (define_insn_reservation "thunderx2t99_countbits" 3
118 (and (eq_attr "tune" "thunderx2t99")
119 (eq_attr "type" "clz"))
120 "thunderx2t99_i1")
121
122 ;; Integer loads and stores.
123
124 (define_insn_reservation "thunderx2t99_load_basic" 4
125 (and (eq_attr "tune" "thunderx2t99")
126 (eq_attr "type" "load_4"))
127 "thunderx2t99_ls01")
128
129 (define_insn_reservation "thunderx2t99_loadpair" 5
130 (and (eq_attr "tune" "thunderx2t99")
131 (eq_attr "type" "load_8,load_16"))
132 "thunderx2t99_i012,thunderx2t99_ls01")
133
134 (define_insn_reservation "thunderx2t99_store_basic" 1
135 (and (eq_attr "tune" "thunderx2t99")
136 (eq_attr "type" "store_4"))
137 "thunderx2t99_ls01,thunderx2t99_sd")
138
139 (define_insn_reservation "thunderx2t99_storepair_basic" 1
140 (and (eq_attr "tune" "thunderx2t99")
141 (eq_attr "type" "store_8,store_16"))
142 "thunderx2t99_ls01,thunderx2t99_sd")
143
144 ;; FP data processing instructions.
145
146 (define_insn_reservation "thunderx2t99_fp_simple" 5
147 (and (eq_attr "tune" "thunderx2t99")
148 (eq_attr "type" "ffariths,ffarithd,f_minmaxs,f_minmaxd"))
149 "thunderx2t99_f01")
150
151 (define_insn_reservation "thunderx2t99_fp_addsub" 6
152 (and (eq_attr "tune" "thunderx2t99")
153 (eq_attr "type" "fadds,faddd"))
154 "thunderx2t99_f01")
155
156 (define_insn_reservation "thunderx2t99_fp_cmp" 5
157 (and (eq_attr "tune" "thunderx2t99")
158 (eq_attr "type" "fcmps,fcmpd"))
159 "thunderx2t99_f01")
160
161 (define_insn_reservation "thunderx2t99_fp_divsqrt_s" 16
162 (and (eq_attr "tune" "thunderx2t99")
163 (eq_attr "type" "fdivs,fsqrts"))
164 "thunderx2t99_f0*3|thunderx2t99_f1*3")
165
166 (define_insn_reservation "thunderx2t99_fp_divsqrt_d" 23
167 (and (eq_attr "tune" "thunderx2t99")
168 (eq_attr "type" "fdivd,fsqrtd"))
169 "thunderx2t99_f0*5|thunderx2t99_f1*5")
170
171 (define_insn_reservation "thunderx2t99_fp_mul_mac" 6
172 (and (eq_attr "tune" "thunderx2t99")
173 (eq_attr "type" "fmuls,fmuld,fmacs,fmacd"))
174 "thunderx2t99_f01")
175
176 (define_insn_reservation "thunderx2t99_frint" 7
177 (and (eq_attr "tune" "thunderx2t99")
178 (eq_attr "type" "f_rints,f_rintd"))
179 "thunderx2t99_f01")
180
181 (define_insn_reservation "thunderx2t99_fcsel" 4
182 (and (eq_attr "tune" "thunderx2t99")
183 (eq_attr "type" "fcsel"))
184 "thunderx2t99_f01")
185
186 ;; FP miscellaneous instructions.
187
188 (define_insn_reservation "thunderx2t99_fp_cvt" 7
189 (and (eq_attr "tune" "thunderx2t99")
190 (eq_attr "type" "f_cvtf2i,f_cvt,f_cvti2f"))
191 "thunderx2t99_f01")
192
193 (define_insn_reservation "thunderx2t99_fp_mov" 4
194 (and (eq_attr "tune" "thunderx2t99")
195 (eq_attr "type" "fconsts,fconstd,fmov,f_mrc"))
196 "thunderx2t99_f01")
197
198 (define_insn_reservation "thunderx2t99_fp_mov_to_gen" 5
199 (and (eq_attr "tune" "thunderx2t99")
200 (eq_attr "type" "f_mcr"))
201 "thunderx2t99_f01")
202
203 ;; FP loads and stores.
204
205 (define_insn_reservation "thunderx2t99_fp_load_basic" 4
206 (and (eq_attr "tune" "thunderx2t99")
207 (eq_attr "type" "f_loads,f_loadd"))
208 "thunderx2t99_ls01")
209
210 (define_insn_reservation "thunderx2t99_fp_loadpair_basic" 4
211 (and (eq_attr "tune" "thunderx2t99")
212 (eq_attr "type" "neon_load1_2reg"))
213 "thunderx2t99_ls01*2")
214
215 (define_insn_reservation "thunderx2t99_fp_store_basic" 1
216 (and (eq_attr "tune" "thunderx2t99")
217 (eq_attr "type" "f_stores,f_stored"))
218 "thunderx2t99_ls01,thunderx2t99_sd")
219
220 (define_insn_reservation "thunderx2t99_fp_storepair_basic" 1
221 (and (eq_attr "tune" "thunderx2t99")
222 (eq_attr "type" "neon_store1_2reg"))
223 "thunderx2t99_ls01,(thunderx2t99_ls01+thunderx2t99_sd),thunderx2t99_sd")
224
225 ;; ASIMD integer instructions.
226
227 (define_insn_reservation "thunderx2t99_asimd_int" 7
228 (and (eq_attr "tune" "thunderx2t99")
229 (eq_attr "type" "neon_abd,neon_abd_q,\
230 neon_arith_acc,neon_arith_acc_q,\
231 neon_abs,neon_abs_q,\
232 neon_add,neon_add_q,\
233 neon_neg,neon_neg_q,\
234 neon_add_long,neon_add_widen,\
235 neon_add_halve,neon_add_halve_q,\
236 neon_sub_long,neon_sub_widen,\
237 neon_sub_halve,neon_sub_halve_q,\
238 neon_add_halve_narrow_q,neon_sub_halve_narrow_q,\
239 neon_qabs,neon_qabs_q,\
240 neon_qadd,neon_qadd_q,\
241 neon_qneg,neon_qneg_q,\
242 neon_qsub,neon_qsub_q,\
243 neon_minmax,neon_minmax_q,\
244 neon_reduc_minmax,neon_reduc_minmax_q,\
245 neon_mul_b,neon_mul_h,neon_mul_s,\
246 neon_mul_b_q,neon_mul_h_q,neon_mul_s_q,\
247 neon_sat_mul_b,neon_sat_mul_h,neon_sat_mul_s,\
248 neon_sat_mul_b_q,neon_sat_mul_h_q,neon_sat_mul_s_q,\
249 neon_mla_b,neon_mla_h,neon_mla_s,\
250 neon_mla_b_q,neon_mla_h_q,neon_mla_s_q,\
251 neon_mul_b_long,neon_mul_h_long,\
252 neon_mul_s_long,neon_mul_d_long,\
253 neon_sat_mul_b_long,neon_sat_mul_h_long,\
254 neon_sat_mul_s_long,\
255 neon_mla_b_long,neon_mla_h_long,neon_mla_s_long,\
256 neon_sat_mla_b_long,neon_sat_mla_h_long,\
257 neon_sat_mla_s_long,\
258 neon_shift_acc,neon_shift_acc_q,\
259 neon_shift_imm,neon_shift_imm_q,\
260 neon_shift_reg,neon_shift_reg_q,\
261 neon_shift_imm_long,neon_shift_imm_narrow_q,\
262 neon_sat_shift_imm,neon_sat_shift_imm_q,\
263 neon_sat_shift_reg,neon_sat_shift_reg_q,\
264 neon_sat_shift_imm_narrow_q"))
265 "thunderx2t99_f01")
266
267 (define_insn_reservation "thunderx2t99_asimd_reduc_add" 5
268 (and (eq_attr "tune" "thunderx2t99")
269 (eq_attr "type" "neon_reduc_add,neon_reduc_add_q"))
270 "thunderx2t99_f01")
271
272 (define_insn_reservation "thunderx2t99_asimd_cmp" 7
273 (and (eq_attr "tune" "thunderx2t99")
274 (eq_attr "type" "neon_compare,neon_compare_q,neon_compare_zero,\
275 neon_tst,neon_tst_q"))
276 "thunderx2t99_f01")
277
278 (define_insn_reservation "thunderx2t99_asimd_logic" 5
279 (and (eq_attr "tune" "thunderx2t99")
280 (eq_attr "type" "neon_logic,neon_logic_q"))
281 "thunderx2t99_f01")
282
283 (define_insn_reservation "thunderx2t99_asimd_polynomial" 5
284 (and (eq_attr "tune" "thunderx2t99")
285 (eq_attr "type" "neon_mul_d_long"))
286 "thunderx2t99_f01")
287
288 ;; ASIMD floating-point instructions.
289
290 (define_insn_reservation "thunderx2t99_asimd_fp_simple" 5
291 (and (eq_attr "tune" "thunderx2t99")
292 (eq_attr "type" "neon_fp_abs_s,neon_fp_abs_d,\
293 neon_fp_abs_s_q,neon_fp_abs_d_q,\
294 neon_fp_compare_s,neon_fp_compare_d,\
295 neon_fp_compare_s_q,neon_fp_compare_d_q,\
296 neon_fp_minmax_s,neon_fp_minmax_d,\
297 neon_fp_minmax_s_q,neon_fp_minmax_d_q,\
298 neon_fp_reduc_minmax_s,neon_fp_reduc_minmax_d,\
299 neon_fp_reduc_minmax_s_q,neon_fp_reduc_minmax_d_q,\
300 neon_fp_neg_s,neon_fp_neg_d,\
301 neon_fp_neg_s_q,neon_fp_neg_d_q"))
302 "thunderx2t99_f01")
303
304 (define_insn_reservation "thunderx2t99_asimd_fp_arith" 6
305 (and (eq_attr "tune" "thunderx2t99")
306 (eq_attr "type" "neon_fp_abd_s,neon_fp_abd_d,\
307 neon_fp_abd_s_q,neon_fp_abd_d_q,\
308 neon_fp_addsub_s,neon_fp_addsub_d,\
309 neon_fp_addsub_s_q,neon_fp_addsub_d_q,\
310 neon_fp_reduc_add_s,neon_fp_reduc_add_d,\
311 neon_fp_reduc_add_s_q,neon_fp_reduc_add_d_q,\
312 neon_fp_mul_s,neon_fp_mul_d,\
313 neon_fp_mul_s_q,neon_fp_mul_d_q,\
314 neon_fp_mla_s,neon_fp_mla_d,\
315 neon_fp_mla_s_q,neon_fp_mla_d_q"))
316 "thunderx2t99_f01")
317
318 (define_insn_reservation "thunderx2t99_asimd_fp_conv" 7
319 (and (eq_attr "tune" "thunderx2t99")
320 (eq_attr "type" "neon_fp_cvt_widen_s,neon_fp_cvt_narrow_d_q,\
321 neon_fp_to_int_s,neon_fp_to_int_d,\
322 neon_fp_to_int_s_q,neon_fp_to_int_d_q,\
323 neon_fp_round_s,neon_fp_round_d,\
324 neon_fp_round_s_q,neon_fp_round_d_q"))
325 "thunderx2t99_f01")
326
327 (define_insn_reservation "thunderx2t99_asimd_fp_div_s" 16
328 (and (eq_attr "tune" "thunderx2t99")
329 (eq_attr "type" "neon_fp_div_s,neon_fp_div_s_q"))
330 "thunderx2t99_f01")
331
332 (define_insn_reservation "thunderx2t99_asimd_fp_div_d" 23
333 (and (eq_attr "tune" "thunderx2t99")
334 (eq_attr "type" "neon_fp_div_d,neon_fp_div_d_q"))
335 "thunderx2t99_f01")
336
337 ;; ASIMD miscellaneous instructions.
338
339 (define_insn_reservation "thunderx2t99_asimd_misc" 5
340 (and (eq_attr "tune" "thunderx2t99")
341 (eq_attr "type" "neon_rbit,\
342 neon_bsl,neon_bsl_q,\
343 neon_cls,neon_cls_q,\
344 neon_cnt,neon_cnt_q,\
345 neon_from_gp,neon_from_gp_q,\
346 neon_dup,neon_dup_q,\
347 neon_ext,neon_ext_q,\
348 neon_ins,neon_ins_q,\
349 neon_move,neon_move_q,\
350 neon_fp_recpe_s,neon_fp_recpe_d,\
351 neon_fp_recpe_s_q,neon_fp_recpe_d_q,\
352 neon_fp_recpx_s,neon_fp_recpx_d,\
353 neon_fp_recpx_s_q,neon_fp_recpx_d_q,\
354 neon_rev,neon_rev_q,\
355 neon_dup,neon_dup_q,\
356 neon_permute,neon_permute_q"))
357 "thunderx2t99_f01")
358
359 (define_insn_reservation "thunderx2t99_asimd_recip_step" 6
360 (and (eq_attr "tune" "thunderx2t99")
361 (eq_attr "type" "neon_fp_recps_s,neon_fp_recps_s_q,\
362 neon_fp_recps_d,neon_fp_recps_d_q,\
363 neon_fp_rsqrts_s, neon_fp_rsqrts_s_q,\
364 neon_fp_rsqrts_d, neon_fp_rsqrts_d_q"))
365 "thunderx2t99_f01")
366
367 (define_insn_reservation "thunderx2t99_asimd_lut" 8
368 (and (eq_attr "tune" "thunderx2t99")
369 (eq_attr "type" "neon_tbl1,neon_tbl1_q,neon_tbl2_q"))
370 "thunderx2t99_f01")
371
372 (define_insn_reservation "thunderx2t99_asimd_elt_to_gr" 6
373 (and (eq_attr "tune" "thunderx2t99")
374 (eq_attr "type" "neon_to_gp,neon_to_gp_q"))
375 "thunderx2t99_f01")
376
377 (define_insn_reservation "thunderx2t99_asimd_ext" 7
378 (and (eq_attr "tune" "thunderx2t99")
379 (eq_attr "type" "neon_shift_imm_narrow_q,neon_sat_shift_imm_narrow_q"))
380 "thunderx2t99_f01")
381
382 ;; ASIMD load instructions.
383
384 ; NOTE: These reservations attempt to model latency and throughput correctly,
385 ; but the cycle timing of unit allocation is not necessarily accurate (because
386 ; insns are split into uops, and those may be issued out-of-order).
387
388 (define_insn_reservation "thunderx2t99_asimd_load1_1_mult" 4
389 (and (eq_attr "tune" "thunderx2t99")
390 (eq_attr "type" "neon_load1_1reg,neon_load1_1reg_q"))
391 "thunderx2t99_ls01")
392
393 (define_insn_reservation "thunderx2t99_asimd_load1_2_mult" 4
394 (and (eq_attr "tune" "thunderx2t99")
395 (eq_attr "type" "neon_load1_2reg,neon_load1_2reg_q"))
396 "thunderx2t99_ls_both")
397
398 (define_insn_reservation "thunderx2t99_asimd_load1_onelane" 5
399 (and (eq_attr "tune" "thunderx2t99")
400 (eq_attr "type" "neon_load1_one_lane,neon_load1_one_lane_q"))
401 "thunderx2t99_l01delay,thunderx2t99_f01")
402
403 (define_insn_reservation "thunderx2t99_asimd_load1_all" 5
404 (and (eq_attr "tune" "thunderx2t99")
405 (eq_attr "type" "neon_load1_all_lanes,neon_load1_all_lanes_q"))
406 "thunderx2t99_l01delay,thunderx2t99_f01")
407
408 (define_insn_reservation "thunderx2t99_asimd_load2" 5
409 (and (eq_attr "tune" "thunderx2t99")
410 (eq_attr "type" "neon_load2_2reg,neon_load2_2reg_q,\
411 neon_load2_one_lane,neon_load2_one_lane_q,\
412 neon_load2_all_lanes,neon_load2_all_lanes_q"))
413 "(thunderx2t99_l0delay,thunderx2t99_f01)|(thunderx2t99_l1delay,\
414 thunderx2t99_f01)")
415
416 ;; ASIMD store instructions.
417
418 ; Same note applies as for ASIMD load instructions.
419
420 (define_insn_reservation "thunderx2t99_asimd_store1_1_mult" 1
421 (and (eq_attr "tune" "thunderx2t99")
422 (eq_attr "type" "neon_store1_1reg,neon_store1_1reg_q"))
423 "thunderx2t99_ls01")
424
425 (define_insn_reservation "thunderx2t99_asimd_store1_2_mult" 1
426 (and (eq_attr "tune" "thunderx2t99")
427 (eq_attr "type" "neon_store1_2reg,neon_store1_2reg_q"))
428 "thunderx2t99_ls_both")
429
430 (define_insn_reservation "thunderx2t99_asimd_store1_onelane" 1
431 (and (eq_attr "tune" "thunderx2t99")
432 (eq_attr "type" "neon_store1_one_lane,neon_store1_one_lane_q"))
433 "thunderx2t99_ls01,thunderx2t99_f01")
434
435 (define_insn_reservation "thunderx2t99_asimd_store2_mult" 1
436 (and (eq_attr "tune" "thunderx2t99")
437 (eq_attr "type" "neon_store2_2reg,neon_store2_2reg_q"))
438 "thunderx2t99_ls_both,thunderx2t99_f01")
439
440 (define_insn_reservation "thunderx2t99_asimd_store2_onelane" 1
441 (and (eq_attr "tune" "thunderx2t99")
442 (eq_attr "type" "neon_store2_one_lane,neon_store2_one_lane_q"))
443 "thunderx2t99_ls01,thunderx2t99_f01")
444
445 ;; Crypto extensions.
446
447 (define_insn_reservation "thunderx2t99_aes" 5
448 (and (eq_attr "tune" "thunderx2t99")
449 (eq_attr "type" "crypto_aese,crypto_aesmc"))
450 "thunderx2t99_f1")
451
452 (define_insn_reservation "thunderx2t99_sha" 7
453 (and (eq_attr "tune" "thunderx2t99")
454 (eq_attr "type" "crypto_sha1_fast,crypto_sha1_xor,crypto_sha1_slow,\
455 crypto_sha256_fast,crypto_sha256_slow"))
456 "thunderx2t99_f1")
457
458 ;; CRC extension.
459
460 (define_insn_reservation "thunderx2t99_crc" 4
461 (and (eq_attr "tune" "thunderx2t99")
462 (eq_attr "type" "crc"))
463 "thunderx2t99_i1")
464
465 ;; PMULL extension.
466
467 (define_insn_reservation "thunderx2t99_pmull" 5
468 (and (eq_attr "tune" "thunderx2t99")
469 (eq_attr "type" "crypto_pmull"))
470 "thunderx2t99_f1")