Mercurial > hg > CbC > CbC_gcc
view gcc/testsuite/gcc.dg/zero_bits_compound-2.c @ 145:1830386684a0
gcc-9.2.0
author | anatofuz |
---|---|
date | Thu, 13 Feb 2020 11:34:05 +0900 |
parents | 04ced10e8804 |
children |
line wrap: on
line source
/* Test whether an AND mask or'ed with the know zero bits that equals a mode mask is a candidate for zero extendion. */ /* { dg-do compile { target i?86-*-* x86_64-*-* s390*-*-* aarch64*-*-* } } */ /* { dg-require-effective-target lp64 } */ /* { dg-options "-O3 -dP -fdump-rtl-combine" } */ unsigned long foo (unsigned char c) { unsigned long l; unsigned int i; i = ((unsigned int)c) << 8; i |= ((unsigned int)c) << 20; asm volatile ("":::); i = i & 0x0fe0fe00; asm volatile ("":::); l = (unsigned long)i; return l; } unsigned long bar (unsigned char c) { unsigned long l; unsigned int i; i = ((unsigned int)c) << 8; i |= ((unsigned int)c) << 20; asm volatile ("":::); i = i & 0x07f007f0; asm volatile ("":::); l = (unsigned long)i; return l; } /* Check that an AND expression was used. */ /* { dg-final { scan-assembler-times "\\(and:" 2 { target { ! aarch64*-*-* } } } } */ /* { dg-final { scan-rtl-dump "\\(and:DI" "combine" { target aarch64*-*-* } } } */ /* { dg-final { scan-rtl-dump "\\(and:SI" "combine" { target aarch64*-*-* } } } */