annotate src/spinlock.c @ 52:1adde248a61f default tip

merge
author anatofuz <anatofuz@cr.ie.u-ryukyu.ac.jp>
date Fri, 07 Jun 2019 17:30:15 +0900
parents fb3e5a2f76c1
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1 // Mutual exclusion spin locks.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
2
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
3 #include "types.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
4 #include "defs.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
5 #include "param.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
6 #include "arm.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 #include "memlayout.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
8 #include "mmu.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
9 #include "proc.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
10 #include "spinlock.h"
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
11
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
12 void initlock(struct spinlock *lk, char *name)
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
13 {
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
14 lk->name = name;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
15 lk->locked = 0;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
16 lk->cpu = 0;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
17 }
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
18
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
19 // For single CPU systems, there is no need for spinlock.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
20 // Add the support when multi-processor is supported.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
21
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
22
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
23 // Acquire the lock.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
24 // Loops (spins) until the lock is acquired.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
25 // Holding a lock for a long time may cause
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
26 // other CPUs to waste time spinning to acquire it.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
27 void acquire(struct spinlock *lk)
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
28 {
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
29 pushcli(); // disable interrupts to avoid deadlock.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
30 lk->locked = 1; // set the lock status to make the kernel happy
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
31
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
32 #if 0
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
33 if(holding(lk))
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
34 panic("acquire");
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
35
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
36 // The xchg is atomic.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
37 // It also serializes, so that reads after acquire are not
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
38 // reordered before it.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
39 while(xchg(&lk->locked, 1) != 0)
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
40 ;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
41
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
42 // Record info about lock acquisition for debugging.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
43 lk->cpu = cpu;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
44 getcallerpcs(get_fp(), lk->pcs);
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
45
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
46 #endif
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
47 }
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
48
37
mir3636
parents: 35
diff changeset
49 /*
35
mir3636
parents: 0
diff changeset
50 void cbc_acquire(struct spinlock *lk, __code (*next)(int ret))
mir3636
parents: 0
diff changeset
51 {
mir3636
parents: 0
diff changeset
52 pushcli(); // disable interrupts to avoid deadlock.
mir3636
parents: 0
diff changeset
53 lk->locked = 1; // set the lock status to make the kernel happy
mir3636
parents: 0
diff changeset
54
mir3636
parents: 0
diff changeset
55 #if 0
mir3636
parents: 0
diff changeset
56 if(holding(lk))
mir3636
parents: 0
diff changeset
57 panic("acquire");
mir3636
parents: 0
diff changeset
58
mir3636
parents: 0
diff changeset
59 // The xchg is atomic.
mir3636
parents: 0
diff changeset
60 // It also serializes, so that reads after acquire are not
mir3636
parents: 0
diff changeset
61 // reordered before it.
mir3636
parents: 0
diff changeset
62 while(xchg(&lk->locked, 1) != 0)
mir3636
parents: 0
diff changeset
63 ;
mir3636
parents: 0
diff changeset
64
mir3636
parents: 0
diff changeset
65 // Record info about lock acquisition for debugging.
mir3636
parents: 0
diff changeset
66 lk->cpu = cpu;
mir3636
parents: 0
diff changeset
67 getcallerpcs(get_fp(), lk->pcs);
mir3636
parents: 0
diff changeset
68
mir3636
parents: 0
diff changeset
69 #endif
mir3636
parents: 0
diff changeset
70 goto next();
mir3636
parents: 0
diff changeset
71 }
37
mir3636
parents: 35
diff changeset
72 */
35
mir3636
parents: 0
diff changeset
73
37
mir3636
parents: 35
diff changeset
74 /*
0
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
75 // Release the lock.
35
mir3636
parents: 0
diff changeset
76 void cbc_release(struct spinlock *lk, __code (*next)(int ret))
mir3636
parents: 0
diff changeset
77 {
mir3636
parents: 0
diff changeset
78 #if 0
mir3636
parents: 0
diff changeset
79 if(!holding(lk))
mir3636
parents: 0
diff changeset
80 panic("release");
mir3636
parents: 0
diff changeset
81
mir3636
parents: 0
diff changeset
82 lk->pcs[0] = 0;
mir3636
parents: 0
diff changeset
83 lk->cpu = 0;
mir3636
parents: 0
diff changeset
84
mir3636
parents: 0
diff changeset
85 // The xchg serializes, so that reads before release are
mir3636
parents: 0
diff changeset
86 // not reordered after it. The 1996 PentiumPro manual (Volume 3,
mir3636
parents: 0
diff changeset
87 // 7.2) says reads can be carried out speculatively and in
mir3636
parents: 0
diff changeset
88 // any order, which implies we need to serialize here.
mir3636
parents: 0
diff changeset
89 // But the 2007 Intel 64 Architecture Memory Ordering White
mir3636
parents: 0
diff changeset
90 // Paper says that Intel 64 and IA-32 will not move a load
mir3636
parents: 0
diff changeset
91 // after a store. So lock->locked = 0 would work here.
mir3636
parents: 0
diff changeset
92 // The xchg being asm volatile ensures gcc emits it after
mir3636
parents: 0
diff changeset
93 // the above assignments (and after the critical section).
mir3636
parents: 0
diff changeset
94 xchg(&lk->locked, 0);
mir3636
parents: 0
diff changeset
95 #endif
mir3636
parents: 0
diff changeset
96
mir3636
parents: 0
diff changeset
97 lk->locked = 0; // set the lock state to keep the kernel happy
mir3636
parents: 0
diff changeset
98 popcli();
mir3636
parents: 0
diff changeset
99 goto next();
mir3636
parents: 0
diff changeset
100 }
37
mir3636
parents: 35
diff changeset
101 */
35
mir3636
parents: 0
diff changeset
102
0
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
103 void release(struct spinlock *lk)
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
104 {
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
105 #if 0
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
106 if(!holding(lk))
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
107 panic("release");
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
108
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
109 lk->pcs[0] = 0;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
110 lk->cpu = 0;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
111
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
112 // The xchg serializes, so that reads before release are
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
113 // not reordered after it. The 1996 PentiumPro manual (Volume 3,
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
114 // 7.2) says reads can be carried out speculatively and in
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
115 // any order, which implies we need to serialize here.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
116 // But the 2007 Intel 64 Architecture Memory Ordering White
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
117 // Paper says that Intel 64 and IA-32 will not move a load
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
118 // after a store. So lock->locked = 0 would work here.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
119 // The xchg being asm volatile ensures gcc emits it after
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
120 // the above assignments (and after the critical section).
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
121 xchg(&lk->locked, 0);
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
122 #endif
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
123
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
124 lk->locked = 0; // set the lock state to keep the kernel happy
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
125 popcli();
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
126 }
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
127
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
128
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
129 // Check whether this cpu is holding the lock.
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
130 int holding(struct spinlock *lock)
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
131 {
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
132 return lock->locked; // && lock->cpu == cpus;
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
133 }
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents:
diff changeset
134