|
152
|
1 /* { dg-do compile } */
|
|
|
2 /* { dg-options "-mdejagnu-cpu=future" } */
|
|
|
3
|
|
|
4 #include <altivec.h>
|
|
|
5
|
|
|
6 extern void abort (void);
|
|
|
7
|
|
|
8 int main (int argc, short *argv [])
|
|
|
9 {
|
|
|
10 vector unsigned short input1 =
|
|
|
11 { 0x1, 0x3, 0x5, 0x7, 0x9, 0xb, 0xd, 0xf };
|
|
|
12 vector unsigned short expected1 =
|
|
|
13 { 0x1, 0x3, 0x5, 0x7, 0x9, 0xb, 0xd, 0xf };
|
|
|
14 vector unsigned short input2 =
|
|
|
15 { 0x1, 0x0, 0x5, 0x7, 0x9, 0xb, 0xd, 0xf };
|
|
|
16 vector unsigned short expected2 =
|
|
|
17 { 0x0, 0x0, 0x5, 0x7, 0x9, 0xb, 0xd, 0xf };
|
|
|
18 vector unsigned short input3 =
|
|
|
19 { 0x1, 0x0, 0x5, 0x7, 0x9, 0xb, 0xd, 0x0 };
|
|
|
20 vector unsigned short expected3 =
|
|
|
21 { 0x0, 0x0, 0x5, 0x7, 0x9, 0xb, 0xd, 0x0 };
|
|
|
22 vector unsigned short input4 =
|
|
|
23 { 0x1, 0x3, 0x5, 0x7, 0x9, 0xb, 0xd, 0x0 };
|
|
|
24 vector unsigned short expected4 =
|
|
|
25 { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 };
|
|
|
26
|
|
|
27 if (vec_strir_p (input1))
|
|
|
28 abort ();
|
|
|
29 if (!vec_strir_p (input2))
|
|
|
30 abort ();
|
|
|
31 if (!vec_strir_p (input3))
|
|
|
32 abort ();
|
|
|
33 if (!vec_strir_p (input4))
|
|
|
34 abort ();
|
|
|
35
|
|
|
36 }
|
|
|
37
|
|
|
38 /* Enforce that exactly four dot-form instructions which are properly biased
|
|
|
39 for the target's endianness implement this built-in. */
|
|
|
40
|
|
|
41 /* { dg-final { scan-assembler-times {\mvstrihr\.} 4 { target { be } } } } */
|
|
|
42 /* { dg-final { scan-assembler-times {\mvstrihr\M[^.]} 0 { target { be } } } } */
|
|
|
43 /* { dg-final { scan-assembler-times {\mvstrihl} 0 { target { be } } } } */
|
|
|
44 /* { dg-final { scan-assembler-times {\mvstrihl\.} 4 { target { le } } } } */
|
|
|
45 /* { dg-final { scan-assembler-times {\mvstrihl\M[^.]} 0 { target { le } } } } */
|
|
|
46 /* { dg-final { scan-assembler-times {\mvstrihr} 0 { target { le } } } } */
|
