Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/alpha/alpha.h @ 67:f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
| author | nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp> |
|---|---|
| date | Tue, 22 Mar 2011 17:18:12 +0900 |
| parents | 77e2b8dfacca |
| children | 04ced10e8804 |
| rev | line source |
|---|---|
| 0 | 1 /* Definitions of target machine for GNU compiler, for DEC Alpha. |
| 2 Copyright (C) 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, | |
|
67
f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
3 2000, 2001, 2002, 2004, 2005, 2007, 2008, 2009, 2010 |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
4 Free Software Foundation, Inc. |
| 0 | 5 Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu) |
| 6 | |
| 7 This file is part of GCC. | |
| 8 | |
| 9 GCC is free software; you can redistribute it and/or modify | |
| 10 it under the terms of the GNU General Public License as published by | |
| 11 the Free Software Foundation; either version 3, or (at your option) | |
| 12 any later version. | |
| 13 | |
| 14 GCC is distributed in the hope that it will be useful, | |
| 15 but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| 16 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| 17 GNU General Public License for more details. | |
| 18 | |
| 19 You should have received a copy of the GNU General Public License | |
| 20 along with GCC; see the file COPYING3. If not see | |
| 21 <http://www.gnu.org/licenses/>. */ | |
| 22 | |
| 23 /* Target CPU builtins. */ | |
| 24 #define TARGET_CPU_CPP_BUILTINS() \ | |
| 25 do \ | |
| 26 { \ | |
| 27 builtin_define ("__alpha"); \ | |
| 28 builtin_define ("__alpha__"); \ | |
| 29 builtin_assert ("cpu=alpha"); \ | |
| 30 builtin_assert ("machine=alpha"); \ | |
| 31 if (TARGET_CIX) \ | |
| 32 { \ | |
| 33 builtin_define ("__alpha_cix__"); \ | |
| 34 builtin_assert ("cpu=cix"); \ | |
| 35 } \ | |
| 36 if (TARGET_FIX) \ | |
| 37 { \ | |
| 38 builtin_define ("__alpha_fix__"); \ | |
| 39 builtin_assert ("cpu=fix"); \ | |
| 40 } \ | |
| 41 if (TARGET_BWX) \ | |
| 42 { \ | |
| 43 builtin_define ("__alpha_bwx__"); \ | |
| 44 builtin_assert ("cpu=bwx"); \ | |
| 45 } \ | |
| 46 if (TARGET_MAX) \ | |
| 47 { \ | |
| 48 builtin_define ("__alpha_max__"); \ | |
| 49 builtin_assert ("cpu=max"); \ | |
| 50 } \ | |
| 51 if (alpha_cpu == PROCESSOR_EV6) \ | |
| 52 { \ | |
| 53 builtin_define ("__alpha_ev6__"); \ | |
| 54 builtin_assert ("cpu=ev6"); \ | |
| 55 } \ | |
| 56 else if (alpha_cpu == PROCESSOR_EV5) \ | |
| 57 { \ | |
| 58 builtin_define ("__alpha_ev5__"); \ | |
| 59 builtin_assert ("cpu=ev5"); \ | |
| 60 } \ | |
| 61 else /* Presumably ev4. */ \ | |
| 62 { \ | |
| 63 builtin_define ("__alpha_ev4__"); \ | |
| 64 builtin_assert ("cpu=ev4"); \ | |
| 65 } \ | |
| 66 if (TARGET_IEEE || TARGET_IEEE_WITH_INEXACT) \ | |
| 67 builtin_define ("_IEEE_FP"); \ | |
| 68 if (TARGET_IEEE_WITH_INEXACT) \ | |
| 69 builtin_define ("_IEEE_FP_INEXACT"); \ | |
| 70 if (TARGET_LONG_DOUBLE_128) \ | |
| 71 builtin_define ("__LONG_DOUBLE_128__"); \ | |
| 72 \ | |
| 73 /* Macros dependent on the C dialect. */ \ | |
| 74 SUBTARGET_LANGUAGE_CPP_BUILTINS(); \ | |
| 75 } while (0) | |
| 76 | |
| 77 #ifndef SUBTARGET_LANGUAGE_CPP_BUILTINS | |
| 78 #define SUBTARGET_LANGUAGE_CPP_BUILTINS() \ | |
| 79 do \ | |
| 80 { \ | |
| 81 if (preprocessing_asm_p ()) \ | |
| 82 builtin_define_std ("LANGUAGE_ASSEMBLY"); \ | |
| 83 else if (c_dialect_cxx ()) \ | |
| 84 { \ | |
| 85 builtin_define ("__LANGUAGE_C_PLUS_PLUS"); \ | |
| 86 builtin_define ("__LANGUAGE_C_PLUS_PLUS__"); \ | |
| 87 } \ | |
| 88 else \ | |
| 89 builtin_define_std ("LANGUAGE_C"); \ | |
| 90 if (c_dialect_objc ()) \ | |
| 91 { \ | |
| 92 builtin_define ("__LANGUAGE_OBJECTIVE_C"); \ | |
| 93 builtin_define ("__LANGUAGE_OBJECTIVE_C__"); \ | |
| 94 } \ | |
| 95 } \ | |
| 96 while (0) | |
| 97 #endif | |
| 98 | |
| 99 /* Print subsidiary information on the compiler version in use. */ | |
| 100 #define TARGET_VERSION | |
| 101 | |
| 102 /* Run-time compilation parameters selecting different hardware subsets. */ | |
| 103 | |
| 104 /* Which processor to schedule for. The cpu attribute defines a list that | |
| 105 mirrors this list, so changes to alpha.md must be made at the same time. */ | |
| 106 | |
| 107 enum processor_type | |
| 108 { | |
| 109 PROCESSOR_EV4, /* 2106[46]{a,} */ | |
| 110 PROCESSOR_EV5, /* 21164{a,pc,} */ | |
| 111 PROCESSOR_EV6, /* 21264 */ | |
| 112 PROCESSOR_MAX | |
| 113 }; | |
| 114 | |
| 115 extern enum processor_type alpha_cpu; | |
| 116 extern enum processor_type alpha_tune; | |
| 117 | |
| 118 enum alpha_trap_precision | |
| 119 { | |
| 120 ALPHA_TP_PROG, /* No precision (default). */ | |
| 121 ALPHA_TP_FUNC, /* Trap contained within originating function. */ | |
| 122 ALPHA_TP_INSN /* Instruction accuracy and code is resumption safe. */ | |
| 123 }; | |
| 124 | |
| 125 enum alpha_fp_rounding_mode | |
| 126 { | |
| 127 ALPHA_FPRM_NORM, /* Normal rounding mode. */ | |
| 128 ALPHA_FPRM_MINF, /* Round towards minus-infinity. */ | |
| 129 ALPHA_FPRM_CHOP, /* Chopped rounding mode (towards 0). */ | |
| 130 ALPHA_FPRM_DYN /* Dynamic rounding mode. */ | |
| 131 }; | |
| 132 | |
| 133 enum alpha_fp_trap_mode | |
| 134 { | |
| 135 ALPHA_FPTM_N, /* Normal trap mode. */ | |
| 136 ALPHA_FPTM_U, /* Underflow traps enabled. */ | |
| 137 ALPHA_FPTM_SU, /* Software completion, w/underflow traps */ | |
| 138 ALPHA_FPTM_SUI /* Software completion, w/underflow & inexact traps */ | |
| 139 }; | |
| 140 | |
| 141 extern enum alpha_trap_precision alpha_tp; | |
| 142 extern enum alpha_fp_rounding_mode alpha_fprm; | |
| 143 extern enum alpha_fp_trap_mode alpha_fptm; | |
| 144 | |
| 145 /* Invert the easy way to make options work. */ | |
| 146 #define TARGET_FP (!TARGET_SOFT_FP) | |
| 147 | |
| 148 /* These are for target os support and cannot be changed at runtime. */ | |
| 149 #define TARGET_ABI_WINDOWS_NT 0 | |
| 150 #define TARGET_ABI_OPEN_VMS 0 | |
| 151 #define TARGET_ABI_UNICOSMK 0 | |
| 152 #define TARGET_ABI_OSF (!TARGET_ABI_WINDOWS_NT \ | |
| 153 && !TARGET_ABI_OPEN_VMS \ | |
| 154 && !TARGET_ABI_UNICOSMK) | |
| 155 | |
| 156 #ifndef TARGET_AS_CAN_SUBTRACT_LABELS | |
| 157 #define TARGET_AS_CAN_SUBTRACT_LABELS TARGET_GAS | |
| 158 #endif | |
| 159 #ifndef TARGET_AS_SLASH_BEFORE_SUFFIX | |
| 160 #define TARGET_AS_SLASH_BEFORE_SUFFIX TARGET_GAS | |
| 161 #endif | |
| 162 #ifndef TARGET_CAN_FAULT_IN_PROLOGUE | |
| 163 #define TARGET_CAN_FAULT_IN_PROLOGUE 0 | |
| 164 #endif | |
| 165 #ifndef TARGET_HAS_XFLOATING_LIBS | |
| 166 #define TARGET_HAS_XFLOATING_LIBS TARGET_LONG_DOUBLE_128 | |
| 167 #endif | |
| 168 #ifndef TARGET_PROFILING_NEEDS_GP | |
| 169 #define TARGET_PROFILING_NEEDS_GP 0 | |
| 170 #endif | |
| 171 #ifndef TARGET_LD_BUGGY_LDGP | |
| 172 #define TARGET_LD_BUGGY_LDGP 0 | |
| 173 #endif | |
| 174 #ifndef TARGET_FIXUP_EV5_PREFETCH | |
| 175 #define TARGET_FIXUP_EV5_PREFETCH 0 | |
| 176 #endif | |
| 177 #ifndef HAVE_AS_TLS | |
| 178 #define HAVE_AS_TLS 0 | |
| 179 #endif | |
| 180 | |
| 181 #define TARGET_DEFAULT MASK_FPREGS | |
| 182 | |
| 183 #ifndef TARGET_CPU_DEFAULT | |
| 184 #define TARGET_CPU_DEFAULT 0 | |
| 185 #endif | |
| 186 | |
| 187 #ifndef TARGET_DEFAULT_EXPLICIT_RELOCS | |
| 188 #ifdef HAVE_AS_EXPLICIT_RELOCS | |
| 189 #define TARGET_DEFAULT_EXPLICIT_RELOCS MASK_EXPLICIT_RELOCS | |
| 190 #define TARGET_SUPPORT_ARCH 1 | |
| 191 #else | |
| 192 #define TARGET_DEFAULT_EXPLICIT_RELOCS 0 | |
| 193 #endif | |
| 194 #endif | |
| 195 | |
| 196 #ifndef TARGET_SUPPORT_ARCH | |
| 197 #define TARGET_SUPPORT_ARCH 0 | |
| 198 #endif | |
| 199 | |
| 200 /* Support for a compile-time default CPU, et cetera. The rules are: | |
| 201 --with-cpu is ignored if -mcpu is specified. | |
| 202 --with-tune is ignored if -mtune is specified. */ | |
| 203 #define OPTION_DEFAULT_SPECS \ | |
| 204 {"cpu", "%{!mcpu=*:-mcpu=%(VALUE)}" }, \ | |
| 205 {"tune", "%{!mtune=*:-mtune=%(VALUE)}" } | |
| 206 | |
| 207 | |
| 208 /* target machine storage layout */ | |
| 209 | |
| 210 /* Define the size of `int'. The default is the same as the word size. */ | |
| 211 #define INT_TYPE_SIZE 32 | |
| 212 | |
| 213 /* Define the size of `long long'. The default is the twice the word size. */ | |
| 214 #define LONG_LONG_TYPE_SIZE 64 | |
| 215 | |
| 216 /* The two floating-point formats we support are S-floating, which is | |
| 217 4 bytes, and T-floating, which is 8 bytes. `float' is S and `double' | |
| 218 and `long double' are T. */ | |
| 219 | |
| 220 #define FLOAT_TYPE_SIZE 32 | |
| 221 #define DOUBLE_TYPE_SIZE 64 | |
| 222 #define LONG_DOUBLE_TYPE_SIZE (TARGET_LONG_DOUBLE_128 ? 128 : 64) | |
| 223 | |
| 224 /* Define this to set long double type size to use in libgcc2.c, which can | |
| 225 not depend on target_flags. */ | |
| 226 #ifdef __LONG_DOUBLE_128__ | |
| 227 #define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 128 | |
| 228 #else | |
| 229 #define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 64 | |
| 230 #endif | |
| 231 | |
| 232 /* Work around target_flags dependency in ada/targtyps.c. */ | |
| 233 #define WIDEST_HARDWARE_FP_SIZE 64 | |
| 234 | |
| 235 #define WCHAR_TYPE "unsigned int" | |
| 236 #define WCHAR_TYPE_SIZE 32 | |
| 237 | |
| 238 /* Define this macro if it is advisable to hold scalars in registers | |
| 239 in a wider mode than that declared by the program. In such cases, | |
| 240 the value is constrained to be within the bounds of the declared | |
| 241 type, but kept valid in the wider mode. The signedness of the | |
| 242 extension may differ from that of the type. | |
| 243 | |
| 244 For Alpha, we always store objects in a full register. 32-bit integers | |
| 245 are always sign-extended, but smaller objects retain their signedness. | |
| 246 | |
| 247 Note that small vector types can get mapped onto integer modes at the | |
| 248 whim of not appearing in alpha-modes.def. We never promoted these | |
| 249 values before; don't do so now that we've trimmed the set of modes to | |
| 250 those actually implemented in the backend. */ | |
| 251 | |
| 252 #define PROMOTE_MODE(MODE,UNSIGNEDP,TYPE) \ | |
| 253 if (GET_MODE_CLASS (MODE) == MODE_INT \ | |
| 254 && (TYPE == NULL || TREE_CODE (TYPE) != VECTOR_TYPE) \ | |
| 255 && GET_MODE_SIZE (MODE) < UNITS_PER_WORD) \ | |
| 256 { \ | |
| 257 if ((MODE) == SImode) \ | |
| 258 (UNSIGNEDP) = 0; \ | |
| 259 (MODE) = DImode; \ | |
| 260 } | |
| 261 | |
| 262 /* Define this if most significant bit is lowest numbered | |
| 263 in instructions that operate on numbered bit-fields. | |
| 264 | |
| 265 There are no such instructions on the Alpha, but the documentation | |
| 266 is little endian. */ | |
| 267 #define BITS_BIG_ENDIAN 0 | |
| 268 | |
| 269 /* Define this if most significant byte of a word is the lowest numbered. | |
| 270 This is false on the Alpha. */ | |
| 271 #define BYTES_BIG_ENDIAN 0 | |
| 272 | |
| 273 /* Define this if most significant word of a multiword number is lowest | |
| 274 numbered. | |
| 275 | |
| 276 For Alpha we can decide arbitrarily since there are no machine instructions | |
| 277 for them. Might as well be consistent with bytes. */ | |
| 278 #define WORDS_BIG_ENDIAN 0 | |
| 279 | |
| 280 /* Width of a word, in units (bytes). */ | |
| 281 #define UNITS_PER_WORD 8 | |
| 282 | |
| 283 /* Width in bits of a pointer. | |
| 284 See also the macro `Pmode' defined below. */ | |
| 285 #define POINTER_SIZE 64 | |
| 286 | |
| 287 /* Allocation boundary (in *bits*) for storing arguments in argument list. */ | |
| 288 #define PARM_BOUNDARY 64 | |
| 289 | |
| 290 /* Boundary (in *bits*) on which stack pointer should be aligned. */ | |
| 291 #define STACK_BOUNDARY 128 | |
| 292 | |
| 293 /* Allocation boundary (in *bits*) for the code of a function. */ | |
| 294 #define FUNCTION_BOUNDARY 32 | |
| 295 | |
| 296 /* Alignment of field after `int : 0' in a structure. */ | |
| 297 #define EMPTY_FIELD_BOUNDARY 64 | |
| 298 | |
| 299 /* Every structure's size must be a multiple of this. */ | |
| 300 #define STRUCTURE_SIZE_BOUNDARY 8 | |
| 301 | |
| 302 /* A bit-field declared as `int' forces `int' alignment for the struct. */ | |
| 303 #define PCC_BITFIELD_TYPE_MATTERS 1 | |
| 304 | |
| 305 /* No data type wants to be aligned rounder than this. */ | |
| 306 #define BIGGEST_ALIGNMENT 128 | |
| 307 | |
| 308 /* For atomic access to objects, must have at least 32-bit alignment | |
| 309 unless the machine has byte operations. */ | |
| 310 #define MINIMUM_ATOMIC_ALIGNMENT ((unsigned int) (TARGET_BWX ? 8 : 32)) | |
| 311 | |
| 312 /* Align all constants and variables to at least a word boundary so | |
| 313 we can pick up pieces of them faster. */ | |
| 314 /* ??? Only if block-move stuff knows about different source/destination | |
| 315 alignment. */ | |
| 316 #if 0 | |
| 317 #define CONSTANT_ALIGNMENT(EXP, ALIGN) MAX ((ALIGN), BITS_PER_WORD) | |
| 318 #define DATA_ALIGNMENT(EXP, ALIGN) MAX ((ALIGN), BITS_PER_WORD) | |
| 319 #endif | |
| 320 | |
| 321 /* Set this nonzero if move instructions will actually fail to work | |
| 322 when given unaligned data. | |
| 323 | |
| 324 Since we get an error message when we do one, call them invalid. */ | |
| 325 | |
| 326 #define STRICT_ALIGNMENT 1 | |
| 327 | |
| 328 /* Set this nonzero if unaligned move instructions are extremely slow. | |
| 329 | |
| 330 On the Alpha, they trap. */ | |
| 331 | |
| 332 #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 1 | |
| 333 | |
| 334 /* Standard register usage. */ | |
| 335 | |
| 336 /* Number of actual hardware registers. | |
| 337 The hardware registers are assigned numbers for the compiler | |
| 338 from 0 to just below FIRST_PSEUDO_REGISTER. | |
| 339 All registers that the compiler knows about must be given numbers, | |
| 340 even those that are not normally considered general registers. | |
| 341 | |
| 342 We define all 32 integer registers, even though $31 is always zero, | |
| 343 and all 32 floating-point registers, even though $f31 is also | |
| 344 always zero. We do not bother defining the FP status register and | |
| 345 there are no other registers. | |
| 346 | |
| 347 Since $31 is always zero, we will use register number 31 as the | |
| 348 argument pointer. It will never appear in the generated code | |
| 349 because we will always be eliminating it in favor of the stack | |
| 350 pointer or hardware frame pointer. | |
| 351 | |
| 352 Likewise, we use $f31 for the frame pointer, which will always | |
| 353 be eliminated in favor of the hardware frame pointer or the | |
| 354 stack pointer. */ | |
| 355 | |
| 356 #define FIRST_PSEUDO_REGISTER 64 | |
| 357 | |
| 358 /* 1 for registers that have pervasive standard uses | |
| 359 and are not available for the register allocator. */ | |
| 360 | |
| 361 #define FIXED_REGISTERS \ | |
| 362 {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
| 363 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, \ | |
| 364 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \ | |
| 365 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 } | |
| 366 | |
| 367 /* 1 for registers not available across function calls. | |
| 368 These must include the FIXED_REGISTERS and also any | |
| 369 registers that can be used without being saved. | |
| 370 The latter must include the registers where values are returned | |
| 371 and the register where structure-value addresses are passed. | |
| 372 Aside from that, you can include as many other registers as you like. */ | |
| 373 #define CALL_USED_REGISTERS \ | |
| 374 {1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \ | |
| 375 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, \ | |
| 376 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, \ | |
| 377 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 } | |
| 378 | |
| 379 /* List the order in which to allocate registers. Each register must be | |
| 380 listed once, even those in FIXED_REGISTERS. */ | |
| 381 | |
| 382 #define REG_ALLOC_ORDER { \ | |
| 383 1, 2, 3, 4, 5, 6, 7, 8, /* nonsaved integer registers */ \ | |
| 384 22, 23, 24, 25, 28, /* likewise */ \ | |
| 385 0, /* likewise, but return value */ \ | |
| 386 21, 20, 19, 18, 17, 16, /* likewise, but input args */ \ | |
| 387 27, /* likewise, but OSF procedure value */ \ | |
| 388 \ | |
| 389 42, 43, 44, 45, 46, 47, /* nonsaved floating-point registers */ \ | |
| 390 54, 55, 56, 57, 58, 59, /* likewise */ \ | |
| 391 60, 61, 62, /* likewise */ \ | |
| 392 32, 33, /* likewise, but return values */ \ | |
| 393 53, 52, 51, 50, 49, 48, /* likewise, but input args */ \ | |
| 394 \ | |
| 395 9, 10, 11, 12, 13, 14, /* saved integer registers */ \ | |
| 396 26, /* return address */ \ | |
| 397 15, /* hard frame pointer */ \ | |
| 398 \ | |
| 399 34, 35, 36, 37, 38, 39, /* saved floating-point registers */ \ | |
| 400 40, 41, /* likewise */ \ | |
| 401 \ | |
| 402 29, 30, 31, 63 /* gp, sp, ap, sfp */ \ | |
| 403 } | |
| 404 | |
| 405 /* Return number of consecutive hard regs needed starting at reg REGNO | |
| 406 to hold something of mode MODE. | |
| 407 This is ordinarily the length in words of a value of mode MODE | |
| 408 but can be less for certain modes in special long registers. */ | |
| 409 | |
| 410 #define HARD_REGNO_NREGS(REGNO, MODE) \ | |
| 411 ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
| 412 | |
| 413 /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. | |
| 414 On Alpha, the integer registers can hold any mode. The floating-point | |
| 415 registers can hold 64-bit integers as well, but not smaller values. */ | |
| 416 | |
| 417 #define HARD_REGNO_MODE_OK(REGNO, MODE) \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
418 (IN_RANGE ((REGNO), 32, 62) \ |
| 0 | 419 ? (MODE) == SFmode || (MODE) == DFmode || (MODE) == DImode \ |
| 420 || (MODE) == SCmode || (MODE) == DCmode \ | |
| 421 : 1) | |
| 422 | |
| 423 /* A C expression that is nonzero if a value of mode | |
| 424 MODE1 is accessible in mode MODE2 without copying. | |
| 425 | |
| 426 This asymmetric test is true when MODE1 could be put | |
| 427 in an FP register but MODE2 could not. */ | |
| 428 | |
| 429 #define MODES_TIEABLE_P(MODE1, MODE2) \ | |
| 430 (HARD_REGNO_MODE_OK (32, (MODE1)) \ | |
| 431 ? HARD_REGNO_MODE_OK (32, (MODE2)) \ | |
| 432 : 1) | |
| 433 | |
| 434 /* Specify the registers used for certain standard purposes. | |
| 435 The values of these macros are register numbers. */ | |
| 436 | |
| 437 /* Alpha pc isn't overloaded on a register that the compiler knows about. */ | |
| 438 /* #define PC_REGNUM */ | |
| 439 | |
| 440 /* Register to use for pushing function arguments. */ | |
| 441 #define STACK_POINTER_REGNUM 30 | |
| 442 | |
| 443 /* Base register for access to local variables of the function. */ | |
| 444 #define HARD_FRAME_POINTER_REGNUM 15 | |
| 445 | |
| 446 /* Base register for access to arguments of the function. */ | |
| 447 #define ARG_POINTER_REGNUM 31 | |
| 448 | |
| 449 /* Base register for access to local variables of function. */ | |
| 450 #define FRAME_POINTER_REGNUM 63 | |
| 451 | |
| 452 /* Register in which static-chain is passed to a function. | |
| 453 | |
| 454 For the Alpha, this is based on an example; the calling sequence | |
| 455 doesn't seem to specify this. */ | |
| 456 #define STATIC_CHAIN_REGNUM 1 | |
| 457 | |
| 458 /* The register number of the register used to address a table of | |
| 459 static data addresses in memory. */ | |
| 460 #define PIC_OFFSET_TABLE_REGNUM 29 | |
| 461 | |
| 462 /* Define this macro if the register defined by `PIC_OFFSET_TABLE_REGNUM' | |
| 463 is clobbered by calls. */ | |
| 464 /* ??? It is and it isn't. It's required to be valid for a given | |
| 465 function when the function returns. It isn't clobbered by | |
| 466 current_file functions. Moreover, we do not expose the ldgp | |
| 467 until after reload, so we're probably safe. */ | |
| 468 /* #define PIC_OFFSET_TABLE_REG_CALL_CLOBBERED */ | |
| 469 | |
| 470 /* Define the classes of registers for register constraints in the | |
| 471 machine description. Also define ranges of constants. | |
| 472 | |
| 473 One of the classes must always be named ALL_REGS and include all hard regs. | |
| 474 If there is more than one class, another class must be named NO_REGS | |
| 475 and contain no registers. | |
| 476 | |
| 477 The name GENERAL_REGS must be the name of a class (or an alias for | |
| 478 another name such as ALL_REGS). This is the class of registers | |
| 479 that is allowed by "g" or "r" in a register constraint. | |
| 480 Also, registers outside this class are allocated only when | |
| 481 instructions express preferences for them. | |
| 482 | |
| 483 The classes must be numbered in nondecreasing order; that is, | |
| 484 a larger-numbered class must never be contained completely | |
| 485 in a smaller-numbered class. | |
| 486 | |
| 487 For any two classes, it is very desirable that there be another | |
| 488 class that represents their union. */ | |
| 489 | |
| 490 enum reg_class { | |
| 491 NO_REGS, R0_REG, R24_REG, R25_REG, R27_REG, | |
| 492 GENERAL_REGS, FLOAT_REGS, ALL_REGS, | |
| 493 LIM_REG_CLASSES | |
| 494 }; | |
| 495 | |
| 496 #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
| 497 | |
| 498 /* Give names of register classes as strings for dump file. */ | |
| 499 | |
| 500 #define REG_CLASS_NAMES \ | |
| 501 {"NO_REGS", "R0_REG", "R24_REG", "R25_REG", "R27_REG", \ | |
| 502 "GENERAL_REGS", "FLOAT_REGS", "ALL_REGS" } | |
| 503 | |
| 504 /* Define which registers fit in which classes. | |
| 505 This is an initializer for a vector of HARD_REG_SET | |
| 506 of length N_REG_CLASSES. */ | |
| 507 | |
| 508 #define REG_CLASS_CONTENTS \ | |
| 509 { {0x00000000, 0x00000000}, /* NO_REGS */ \ | |
| 510 {0x00000001, 0x00000000}, /* R0_REG */ \ | |
| 511 {0x01000000, 0x00000000}, /* R24_REG */ \ | |
| 512 {0x02000000, 0x00000000}, /* R25_REG */ \ | |
| 513 {0x08000000, 0x00000000}, /* R27_REG */ \ | |
| 514 {0xffffffff, 0x80000000}, /* GENERAL_REGS */ \ | |
| 515 {0x00000000, 0x7fffffff}, /* FLOAT_REGS */ \ | |
| 516 {0xffffffff, 0xffffffff} } | |
| 517 | |
| 518 /* The following macro defines cover classes for Integrated Register | |
| 519 Allocator. Cover classes is a set of non-intersected register | |
| 520 classes covering all hard registers used for register allocation | |
| 521 purpose. Any move between two registers of a cover class should be | |
| 522 cheaper than load or store of the registers. The macro value is | |
| 523 array of register classes with LIM_REG_CLASSES used as the end | |
| 524 marker. */ | |
| 525 | |
| 526 #define IRA_COVER_CLASSES \ | |
| 527 { \ | |
| 528 GENERAL_REGS, FLOAT_REGS, LIM_REG_CLASSES \ | |
| 529 } | |
| 530 | |
| 531 /* The same information, inverted: | |
| 532 Return the class number of the smallest class containing | |
| 533 reg number REGNO. This could be a conditional expression | |
| 534 or could index an array. */ | |
| 535 | |
| 536 #define REGNO_REG_CLASS(REGNO) \ | |
| 537 ((REGNO) == 0 ? R0_REG \ | |
| 538 : (REGNO) == 24 ? R24_REG \ | |
| 539 : (REGNO) == 25 ? R25_REG \ | |
| 540 : (REGNO) == 27 ? R27_REG \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
541 : IN_RANGE ((REGNO), 32, 62) ? FLOAT_REGS \ |
| 0 | 542 : GENERAL_REGS) |
| 543 | |
| 544 /* The class value for index registers, and the one for base regs. */ | |
| 545 #define INDEX_REG_CLASS NO_REGS | |
| 546 #define BASE_REG_CLASS GENERAL_REGS | |
| 547 | |
| 548 /* Given an rtx X being reloaded into a reg required to be | |
| 549 in class CLASS, return the class of reg to actually use. | |
| 550 In general this is just CLASS; but on some machines | |
| 551 in some cases it is preferable to use a more restrictive class. */ | |
| 552 | |
| 553 #define PREFERRED_RELOAD_CLASS alpha_preferred_reload_class | |
| 554 | |
| 555 /* If we are copying between general and FP registers, we need a memory | |
| 556 location unless the FIX extension is available. */ | |
| 557 | |
| 558 #define SECONDARY_MEMORY_NEEDED(CLASS1,CLASS2,MODE) \ | |
| 559 (! TARGET_FIX && (((CLASS1) == FLOAT_REGS && (CLASS2) != FLOAT_REGS) \ | |
| 560 || ((CLASS2) == FLOAT_REGS && (CLASS1) != FLOAT_REGS))) | |
| 561 | |
| 562 /* Specify the mode to be used for memory when a secondary memory | |
| 563 location is needed. If MODE is floating-point, use it. Otherwise, | |
| 564 widen to a word like the default. This is needed because we always | |
| 565 store integers in FP registers in quadword format. This whole | |
| 566 area is very tricky! */ | |
| 567 #define SECONDARY_MEMORY_NEEDED_MODE(MODE) \ | |
| 568 (GET_MODE_CLASS (MODE) == MODE_FLOAT ? (MODE) \ | |
| 569 : GET_MODE_SIZE (MODE) >= 4 ? (MODE) \ | |
| 570 : mode_for_size (BITS_PER_WORD, GET_MODE_CLASS (MODE), 0)) | |
| 571 | |
| 572 /* Return the maximum number of consecutive registers | |
| 573 needed to represent mode MODE in a register of class CLASS. */ | |
| 574 | |
| 575 #define CLASS_MAX_NREGS(CLASS, MODE) \ | |
| 576 ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
| 577 | |
| 578 /* Return the class of registers that cannot change mode from FROM to TO. */ | |
| 579 | |
| 580 #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \ | |
| 581 (GET_MODE_SIZE (FROM) != GET_MODE_SIZE (TO) \ | |
| 582 ? reg_classes_intersect_p (FLOAT_REGS, CLASS) : 0) | |
| 583 | |
| 584 /* Define the cost of moving between registers of various classes. Moving | |
| 585 between FLOAT_REGS and anything else except float regs is expensive. | |
| 586 In fact, we make it quite expensive because we really don't want to | |
| 587 do these moves unless it is clearly worth it. Optimizations may | |
| 588 reduce the impact of not being able to allocate a pseudo to a | |
| 589 hard register. */ | |
| 590 | |
| 591 #define REGISTER_MOVE_COST(MODE, CLASS1, CLASS2) \ | |
| 592 (((CLASS1) == FLOAT_REGS) == ((CLASS2) == FLOAT_REGS) ? 2 \ | |
| 593 : TARGET_FIX ? ((CLASS1) == FLOAT_REGS ? 6 : 8) \ | |
| 594 : 4+2*alpha_memory_latency) | |
| 595 | |
| 596 /* A C expressions returning the cost of moving data of MODE from a register to | |
| 597 or from memory. | |
| 598 | |
| 599 On the Alpha, bump this up a bit. */ | |
| 600 | |
| 601 extern int alpha_memory_latency; | |
| 602 #define MEMORY_MOVE_COST(MODE,CLASS,IN) (2*alpha_memory_latency) | |
| 603 | |
| 604 /* Provide the cost of a branch. Exact meaning under development. */ | |
| 605 #define BRANCH_COST(speed_p, predictable_p) 5 | |
| 606 | |
| 607 /* Stack layout; function entry, exit and calling. */ | |
| 608 | |
| 609 /* Define this if pushing a word on the stack | |
| 610 makes the stack pointer a smaller address. */ | |
| 611 #define STACK_GROWS_DOWNWARD | |
| 612 | |
| 613 /* Define this to nonzero if the nominal address of the stack frame | |
| 614 is at the high-address end of the local variables; | |
| 615 that is, each additional local variable allocated | |
| 616 goes at a more negative offset in the frame. */ | |
| 617 /* #define FRAME_GROWS_DOWNWARD 0 */ | |
| 618 | |
| 619 /* Offset within stack frame to start allocating local variables at. | |
| 620 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
| 621 first local allocated. Otherwise, it is the offset to the BEGINNING | |
| 622 of the first local allocated. */ | |
| 623 | |
| 624 #define STARTING_FRAME_OFFSET 0 | |
| 625 | |
| 626 /* If we generate an insn to push BYTES bytes, | |
| 627 this says how many the stack pointer really advances by. | |
| 628 On Alpha, don't define this because there are no push insns. */ | |
| 629 /* #define PUSH_ROUNDING(BYTES) */ | |
| 630 | |
| 631 /* Define this to be nonzero if stack checking is built into the ABI. */ | |
| 632 #define STACK_CHECK_BUILTIN 1 | |
| 633 | |
| 634 /* Define this if the maximum size of all the outgoing args is to be | |
| 635 accumulated and pushed during the prologue. The amount can be | |
| 636 found in the variable crtl->outgoing_args_size. */ | |
| 637 #define ACCUMULATE_OUTGOING_ARGS 1 | |
| 638 | |
| 639 /* Offset of first parameter from the argument pointer register value. */ | |
| 640 | |
| 641 #define FIRST_PARM_OFFSET(FNDECL) 0 | |
| 642 | |
| 643 /* Definitions for register eliminations. | |
| 644 | |
| 645 We have two registers that can be eliminated on the Alpha. First, the | |
| 646 frame pointer register can often be eliminated in favor of the stack | |
| 647 pointer register. Secondly, the argument pointer register can always be | |
| 648 eliminated; it is replaced with either the stack or frame pointer. */ | |
| 649 | |
| 650 /* This is an array of structures. Each structure initializes one pair | |
| 651 of eliminable registers. The "from" register number is given first, | |
| 652 followed by "to". Eliminations of the same "from" register are listed | |
| 653 in order of preference. */ | |
| 654 | |
| 655 #define ELIMINABLE_REGS \ | |
| 656 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
| 657 { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \ | |
| 658 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \ | |
| 659 { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}} | |
| 660 | |
| 661 /* Round up to a multiple of 16 bytes. */ | |
| 662 #define ALPHA_ROUND(X) (((X) + 15) & ~ 15) | |
| 663 | |
| 664 /* Define the offset between two registers, one to be eliminated, and the other | |
| 665 its replacement, at the start of a routine. */ | |
| 666 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \ | |
| 667 ((OFFSET) = alpha_initial_elimination_offset(FROM, TO)) | |
| 668 | |
| 669 /* Define this if stack space is still allocated for a parameter passed | |
| 670 in a register. */ | |
| 671 /* #define REG_PARM_STACK_SPACE */ | |
| 672 | |
| 673 /* Define how to find the value returned by a function. | |
| 674 VALTYPE is the data type of the value (as a tree). | |
| 675 If the precise function being called is known, FUNC is its FUNCTION_DECL; | |
| 676 otherwise, FUNC is 0. | |
| 677 | |
| 678 On Alpha the value is found in $0 for integer functions and | |
| 679 $f0 for floating-point functions. */ | |
| 680 | |
| 681 #define FUNCTION_VALUE(VALTYPE, FUNC) \ | |
| 682 function_value (VALTYPE, FUNC, VOIDmode) | |
| 683 | |
| 684 /* Define how to find the value returned by a library function | |
| 685 assuming the value has mode MODE. */ | |
| 686 | |
| 687 #define LIBCALL_VALUE(MODE) \ | |
| 688 function_value (NULL, NULL, MODE) | |
| 689 | |
| 690 /* 1 if N is a possible register number for a function value | |
| 691 as seen by the caller. */ | |
| 692 | |
| 693 #define FUNCTION_VALUE_REGNO_P(N) \ | |
| 694 ((N) == 0 || (N) == 1 || (N) == 32 || (N) == 33) | |
| 695 | |
| 696 /* 1 if N is a possible register number for function argument passing. | |
| 697 On Alpha, these are $16-$21 and $f16-$f21. */ | |
| 698 | |
| 699 #define FUNCTION_ARG_REGNO_P(N) \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
700 (IN_RANGE ((N), 16, 21) || ((N) >= 16 + 32 && (N) <= 21 + 32)) |
| 0 | 701 |
| 702 /* Define a data type for recording info about an argument list | |
| 703 during the scan of that argument list. This data type should | |
| 704 hold all necessary information about the function itself | |
| 705 and about the args processed so far, enough to enable macros | |
| 706 such as FUNCTION_ARG to determine where the next arg should go. | |
| 707 | |
| 708 On Alpha, this is a single integer, which is a number of words | |
| 709 of arguments scanned so far. | |
| 710 Thus 6 or more means all following args should go on the stack. */ | |
| 711 | |
| 712 #define CUMULATIVE_ARGS int | |
| 713 | |
| 714 /* Initialize a variable CUM of type CUMULATIVE_ARGS | |
| 715 for a call to a function whose data type is FNTYPE. | |
| 716 For a library call, FNTYPE is 0. */ | |
| 717 | |
| 718 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \ | |
| 719 (CUM) = 0 | |
| 720 | |
| 721 /* Define intermediate macro to compute the size (in registers) of an argument | |
| 722 for the Alpha. */ | |
| 723 | |
| 724 #define ALPHA_ARG_SIZE(MODE, TYPE, NAMED) \ | |
| 725 ((MODE) == TFmode || (MODE) == TCmode ? 1 \ | |
| 726 : (((MODE) == BLKmode ? int_size_in_bytes (TYPE) : GET_MODE_SIZE (MODE)) \ | |
| 727 + (UNITS_PER_WORD - 1)) / UNITS_PER_WORD) | |
| 728 | |
| 729 /* Make (or fake) .linkage entry for function call. | |
| 730 IS_LOCAL is 0 if name is used in call, 1 if name is used in definition. */ | |
| 731 | |
| 732 /* This macro defines the start of an assembly comment. */ | |
| 733 | |
| 734 #define ASM_COMMENT_START " #" | |
| 735 | |
| 736 /* This macro produces the initial definition of a function. */ | |
| 737 | |
| 738 #define ASM_DECLARE_FUNCTION_NAME(FILE,NAME,DECL) \ | |
| 739 alpha_start_function(FILE,NAME,DECL); | |
| 740 | |
| 741 /* This macro closes up a function definition for the assembler. */ | |
| 742 | |
| 743 #define ASM_DECLARE_FUNCTION_SIZE(FILE,NAME,DECL) \ | |
| 744 alpha_end_function(FILE,NAME,DECL) | |
| 745 | |
| 746 /* Output any profiling code before the prologue. */ | |
| 747 | |
| 748 #define PROFILE_BEFORE_PROLOGUE 1 | |
| 749 | |
| 750 /* Never use profile counters. */ | |
| 751 | |
| 752 #define NO_PROFILE_COUNTERS 1 | |
| 753 | |
| 754 /* Output assembler code to FILE to increment profiler label # LABELNO | |
| 755 for profiling a function entry. Under OSF/1, profiling is enabled | |
| 756 by simply passing -pg to the assembler and linker. */ | |
| 757 | |
| 758 #define FUNCTION_PROFILER(FILE, LABELNO) | |
| 759 | |
| 760 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
| 761 the stack pointer does not matter. The value is tested only in | |
| 762 functions that have frame pointers. | |
| 763 No definition is equivalent to always zero. */ | |
| 764 | |
| 765 #define EXIT_IGNORE_STACK 1 | |
| 766 | |
| 767 /* Define registers used by the epilogue and return instruction. */ | |
| 768 | |
| 769 #define EPILOGUE_USES(REGNO) ((REGNO) == 26) | |
| 770 | |
| 771 /* Length in units of the trampoline for entering a nested function. */ | |
| 772 | |
| 773 #define TRAMPOLINE_SIZE 32 | |
| 774 | |
| 775 /* The alignment of a trampoline, in bits. */ | |
| 776 | |
| 777 #define TRAMPOLINE_ALIGNMENT 64 | |
| 778 | |
| 779 /* A C expression whose value is RTL representing the value of the return | |
| 780 address for the frame COUNT steps up from the current frame. | |
| 781 FRAMEADDR is the frame pointer of the COUNT frame, or the frame pointer of | |
| 782 the COUNT-1 frame if RETURN_ADDR_IN_PREVIOUS_FRAME is defined. */ | |
| 783 | |
| 784 #define RETURN_ADDR_RTX alpha_return_addr | |
| 785 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
786 /* Provide a definition of DWARF_FRAME_REGNUM here so that fallback unwinders |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
787 can use DWARF_ALT_FRAME_RETURN_COLUMN defined below. This is just the same |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
788 as the default definition in dwarf2out.c. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
789 #undef DWARF_FRAME_REGNUM |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
790 #define DWARF_FRAME_REGNUM(REG) DBX_REGISTER_NUMBER (REG) |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
791 |
| 0 | 792 /* Before the prologue, RA lives in $26. */ |
| 793 #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, 26) | |
| 794 #define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (26) | |
| 795 #define DWARF_ALT_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (64) | |
| 796 #define DWARF_ZERO_REG 31 | |
| 797 | |
| 798 /* Describe how we implement __builtin_eh_return. */ | |
| 799 #define EH_RETURN_DATA_REGNO(N) ((N) < 4 ? (N) + 16 : INVALID_REGNUM) | |
| 800 #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 28) | |
| 801 #define EH_RETURN_HANDLER_RTX \ | |
| 802 gen_rtx_MEM (Pmode, plus_constant (stack_pointer_rtx, \ | |
| 803 crtl->outgoing_args_size)) | |
| 804 | |
| 805 /* Addressing modes, and classification of registers for them. */ | |
| 806 | |
| 807 /* Macros to check register numbers against specific register classes. */ | |
| 808 | |
| 809 /* These assume that REGNO is a hard or pseudo reg number. | |
| 810 They give nonzero only if REGNO is a hard reg of the suitable class | |
| 811 or a pseudo reg currently allocated to a suitable hard reg. | |
| 812 Since they use reg_renumber, they are safe only once reg_renumber | |
| 813 has been allocated, which happens in local-alloc.c. */ | |
| 814 | |
| 815 #define REGNO_OK_FOR_INDEX_P(REGNO) 0 | |
| 816 #define REGNO_OK_FOR_BASE_P(REGNO) \ | |
| 817 ((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < 32 \ | |
| 818 || (REGNO) == 63 || reg_renumber[REGNO] == 63) | |
| 819 | |
| 820 /* Maximum number of registers that can appear in a valid memory address. */ | |
| 821 #define MAX_REGS_PER_ADDRESS 1 | |
| 822 | |
| 823 /* Recognize any constant value that is a valid address. For the Alpha, | |
| 824 there are only constants none since we want to use LDA to load any | |
| 825 symbolic addresses into registers. */ | |
| 826 | |
| 827 #define CONSTANT_ADDRESS_P(X) \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
828 (CONST_INT_P (X) \ |
| 0 | 829 && (unsigned HOST_WIDE_INT) (INTVAL (X) + 0x8000) < 0x10000) |
| 830 | |
| 831 /* Include all constant integers and constant doubles, but not | |
| 832 floating-point, except for floating-point zero. */ | |
| 833 | |
| 834 #define LEGITIMATE_CONSTANT_P alpha_legitimate_constant_p | |
| 835 | |
| 836 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx | |
| 837 and check its validity for a certain class. | |
| 838 We have two alternate definitions for each of them. | |
| 839 The usual definition accepts all pseudo regs; the other rejects | |
| 840 them unless they have been allocated suitable hard regs. | |
| 841 The symbol REG_OK_STRICT causes the latter definition to be used. | |
| 842 | |
| 843 Most source files want to accept pseudo regs in the hope that | |
| 844 they will get allocated to the class that the insn wants them to be in. | |
| 845 Source files for reload pass need to be strict. | |
| 846 After reload, it makes no difference, since pseudo regs have | |
| 847 been eliminated by then. */ | |
| 848 | |
| 849 /* Nonzero if X is a hard reg that can be used as an index | |
| 850 or if it is a pseudo reg. */ | |
| 851 #define REG_OK_FOR_INDEX_P(X) 0 | |
| 852 | |
| 853 /* Nonzero if X is a hard reg that can be used as a base reg | |
| 854 or if it is a pseudo reg. */ | |
| 855 #define NONSTRICT_REG_OK_FOR_BASE_P(X) \ | |
| 856 (REGNO (X) < 32 || REGNO (X) == 63 || REGNO (X) >= FIRST_PSEUDO_REGISTER) | |
| 857 | |
| 858 /* ??? Nonzero if X is the frame pointer, or some virtual register | |
| 859 that may eliminate to the frame pointer. These will be allowed to | |
| 860 have offsets greater than 32K. This is done because register | |
| 861 elimination offsets will change the hi/lo split, and if we split | |
| 862 before reload, we will require additional instructions. */ | |
| 863 #define NONSTRICT_REG_OK_FP_BASE_P(X) \ | |
| 864 (REGNO (X) == 31 || REGNO (X) == 63 \ | |
| 865 || (REGNO (X) >= FIRST_PSEUDO_REGISTER \ | |
|
67
f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
866 && REGNO (X) < LAST_VIRTUAL_POINTER_REGISTER)) |
| 0 | 867 |
| 868 /* Nonzero if X is a hard reg that can be used as a base reg. */ | |
| 869 #define STRICT_REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X)) | |
| 870 | |
| 871 #ifdef REG_OK_STRICT | |
| 872 #define REG_OK_FOR_BASE_P(X) STRICT_REG_OK_FOR_BASE_P (X) | |
| 873 #else | |
| 874 #define REG_OK_FOR_BASE_P(X) NONSTRICT_REG_OK_FOR_BASE_P (X) | |
| 875 #endif | |
| 876 | |
| 877 /* Try a machine-dependent way of reloading an illegitimate address | |
| 878 operand. If we find one, push the reload and jump to WIN. This | |
| 879 macro is used in only one place: `find_reloads_address' in reload.c. */ | |
| 880 | |
| 881 #define LEGITIMIZE_RELOAD_ADDRESS(X,MODE,OPNUM,TYPE,IND_L,WIN) \ | |
| 882 do { \ | |
| 883 rtx new_x = alpha_legitimize_reload_address (X, MODE, OPNUM, TYPE, IND_L); \ | |
| 884 if (new_x) \ | |
| 885 { \ | |
| 886 X = new_x; \ | |
| 887 goto WIN; \ | |
| 888 } \ | |
| 889 } while (0) | |
| 890 | |
| 891 /* Go to LABEL if ADDR (a legitimate address expression) | |
| 892 has an effect that depends on the machine mode it is used for. | |
| 893 On the Alpha this is true only for the unaligned modes. We can | |
| 894 simplify this test since we know that the address must be valid. */ | |
| 895 | |
| 896 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) \ | |
| 897 { if (GET_CODE (ADDR) == AND) goto LABEL; } | |
| 898 | |
| 899 /* Specify the machine mode that this machine uses | |
| 900 for the index in the tablejump instruction. */ | |
| 901 #define CASE_VECTOR_MODE SImode | |
| 902 | |
| 903 /* Define as C expression which evaluates to nonzero if the tablejump | |
| 904 instruction expects the table to contain offsets from the address of the | |
| 905 table. | |
| 906 | |
| 907 Do not define this if the table should contain absolute addresses. | |
| 908 On the Alpha, the table is really GP-relative, not relative to the PC | |
| 909 of the table, but we pretend that it is PC-relative; this should be OK, | |
| 910 but we should try to find some better way sometime. */ | |
| 911 #define CASE_VECTOR_PC_RELATIVE 1 | |
| 912 | |
| 913 /* Define this as 1 if `char' should by default be signed; else as 0. */ | |
| 914 #define DEFAULT_SIGNED_CHAR 1 | |
| 915 | |
| 916 /* Max number of bytes we can move to or from memory | |
| 917 in one reasonably fast instruction. */ | |
| 918 | |
| 919 #define MOVE_MAX 8 | |
| 920 | |
| 921 /* If a memory-to-memory move would take MOVE_RATIO or more simple | |
| 922 move-instruction pairs, we will do a movmem or libcall instead. | |
| 923 | |
| 924 Without byte/word accesses, we want no more than four instructions; | |
| 925 with, several single byte accesses are better. */ | |
| 926 | |
| 927 #define MOVE_RATIO(speed) (TARGET_BWX ? 7 : 2) | |
| 928 | |
| 929 /* Largest number of bytes of an object that can be placed in a register. | |
| 930 On the Alpha we have plenty of registers, so use TImode. */ | |
| 931 #define MAX_FIXED_MODE_SIZE GET_MODE_BITSIZE (TImode) | |
| 932 | |
| 933 /* Nonzero if access to memory by bytes is no faster than for words. | |
| 934 Also nonzero if doing byte operations (specifically shifts) in registers | |
| 935 is undesirable. | |
| 936 | |
| 937 On the Alpha, we want to not use the byte operation and instead use | |
| 938 masking operations to access fields; these will save instructions. */ | |
| 939 | |
| 940 #define SLOW_BYTE_ACCESS 1 | |
| 941 | |
| 942 /* Define if operations between registers always perform the operation | |
| 943 on the full register even if a narrower mode is specified. */ | |
| 944 #define WORD_REGISTER_OPERATIONS | |
| 945 | |
| 946 /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD | |
| 947 will either zero-extend or sign-extend. The value of this macro should | |
| 948 be the code that says which one of the two operations is implicitly | |
| 949 done, UNKNOWN if none. */ | |
| 950 #define LOAD_EXTEND_OP(MODE) ((MODE) == SImode ? SIGN_EXTEND : ZERO_EXTEND) | |
| 951 | |
| 952 /* Define if loading short immediate values into registers sign extends. */ | |
| 953 #define SHORT_IMMEDIATES_SIGN_EXTEND | |
| 954 | |
| 955 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits | |
| 956 is done just by pretending it is already truncated. */ | |
| 957 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
| 958 | |
| 959 /* The CIX ctlz and cttz instructions return 64 for zero. */ | |
| 960 #define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) ((VALUE) = 64, TARGET_CIX) | |
| 961 #define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) ((VALUE) = 64, TARGET_CIX) | |
| 962 | |
| 963 /* Define the value returned by a floating-point comparison instruction. */ | |
| 964 | |
| 965 #define FLOAT_STORE_FLAG_VALUE(MODE) \ | |
| 966 REAL_VALUE_ATOF ((TARGET_FLOAT_VAX ? "0.5" : "2.0"), (MODE)) | |
| 967 | |
| 968 /* Canonicalize a comparison from one we don't have to one we do have. */ | |
| 969 | |
| 970 #define CANONICALIZE_COMPARISON(CODE,OP0,OP1) \ | |
| 971 do { \ | |
| 972 if (((CODE) == GE || (CODE) == GT || (CODE) == GEU || (CODE) == GTU) \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
973 && (REG_P (OP1) || (OP1) == const0_rtx)) \ |
| 0 | 974 { \ |
| 975 rtx tem = (OP0); \ | |
| 976 (OP0) = (OP1); \ | |
| 977 (OP1) = tem; \ | |
| 978 (CODE) = swap_condition (CODE); \ | |
| 979 } \ | |
| 980 if (((CODE) == LT || (CODE) == LTU) \ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
981 && CONST_INT_P (OP1) && INTVAL (OP1) == 256) \ |
| 0 | 982 { \ |
| 983 (CODE) = (CODE) == LT ? LE : LEU; \ | |
| 984 (OP1) = GEN_INT (255); \ | |
| 985 } \ | |
| 986 } while (0) | |
| 987 | |
| 988 /* Specify the machine mode that pointers have. | |
| 989 After generation of rtl, the compiler makes no further distinction | |
| 990 between pointers and any other objects of this machine mode. */ | |
| 991 #define Pmode DImode | |
| 992 | |
| 993 /* Mode of a function address in a call instruction (for indexing purposes). */ | |
| 994 | |
| 995 #define FUNCTION_MODE Pmode | |
| 996 | |
| 997 /* Define this if addresses of constant functions | |
| 998 shouldn't be put through pseudo regs where they can be cse'd. | |
| 999 Desirable on machines where ordinary constants are expensive | |
| 1000 but a CALL with constant address is cheap. | |
| 1001 | |
| 1002 We define this on the Alpha so that gen_call and gen_call_value | |
| 1003 get to see the SYMBOL_REF (for the hint field of the jsr). It will | |
| 1004 then copy it into a register, thus actually letting the address be | |
| 1005 cse'ed. */ | |
| 1006 | |
| 1007 #define NO_FUNCTION_CSE | |
| 1008 | |
| 1009 /* Define this to be nonzero if shift instructions ignore all but the low-order | |
| 1010 few bits. */ | |
| 1011 #define SHIFT_COUNT_TRUNCATED 1 | |
| 1012 | |
| 1013 /* Control the assembler format that we output. */ | |
| 1014 | |
| 1015 /* Output to assembler file text saying following lines | |
| 1016 may contain character constants, extra white space, comments, etc. */ | |
| 1017 #define ASM_APP_ON (TARGET_EXPLICIT_RELOCS ? "\t.set\tmacro\n" : "") | |
| 1018 | |
| 1019 /* Output to assembler file text saying following lines | |
| 1020 no longer contain unusual constructs. */ | |
| 1021 #define ASM_APP_OFF (TARGET_EXPLICIT_RELOCS ? "\t.set\tnomacro\n" : "") | |
| 1022 | |
| 1023 #define TEXT_SECTION_ASM_OP "\t.text" | |
| 1024 | |
| 1025 /* Output before read-only data. */ | |
| 1026 | |
| 1027 #define READONLY_DATA_SECTION_ASM_OP "\t.rdata" | |
| 1028 | |
| 1029 /* Output before writable data. */ | |
| 1030 | |
| 1031 #define DATA_SECTION_ASM_OP "\t.data" | |
| 1032 | |
| 1033 /* How to refer to registers in assembler output. | |
| 1034 This sequence is indexed by compiler's hard-register-number (see above). */ | |
| 1035 | |
| 1036 #define REGISTER_NAMES \ | |
| 1037 {"$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7", "$8", \ | |
| 1038 "$9", "$10", "$11", "$12", "$13", "$14", "$15", \ | |
| 1039 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", \ | |
| 1040 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "AP", \ | |
| 1041 "$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7", "$f8", \ | |
| 1042 "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15", \ | |
| 1043 "$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23",\ | |
| 1044 "$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "FP"} | |
| 1045 | |
| 1046 /* Strip name encoding when emitting labels. */ | |
| 1047 | |
| 1048 #define ASM_OUTPUT_LABELREF(STREAM, NAME) \ | |
| 1049 do { \ | |
| 1050 const char *name_ = NAME; \ | |
| 1051 if (*name_ == '@' || *name_ == '%') \ | |
| 1052 name_ += 2; \ | |
| 1053 if (*name_ == '*') \ | |
| 1054 name_++; \ | |
| 1055 else \ | |
| 1056 fputs (user_label_prefix, STREAM); \ | |
| 1057 fputs (name_, STREAM); \ | |
| 1058 } while (0) | |
| 1059 | |
| 1060 /* Globalizing directive for a label. */ | |
| 1061 #define GLOBAL_ASM_OP "\t.globl " | |
| 1062 | |
| 1063 /* The prefix to add to user-visible assembler symbols. */ | |
| 1064 | |
| 1065 #define USER_LABEL_PREFIX "" | |
| 1066 | |
| 1067 /* This is how to output a label for a jump table. Arguments are the same as | |
| 1068 for (*targetm.asm_out.internal_label), except the insn for the jump table is | |
| 1069 passed. */ | |
| 1070 | |
| 1071 #define ASM_OUTPUT_CASE_LABEL(FILE,PREFIX,NUM,TABLEINSN) \ | |
| 1072 { ASM_OUTPUT_ALIGN (FILE, 2); (*targetm.asm_out.internal_label) (FILE, PREFIX, NUM); } | |
| 1073 | |
| 1074 /* This is how to store into the string LABEL | |
| 1075 the symbol_ref name of an internal numbered label where | |
| 1076 PREFIX is the class of label and NUM is the number within the class. | |
| 1077 This is suitable for output with `assemble_name'. */ | |
| 1078 | |
| 1079 #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \ | |
| 1080 sprintf ((LABEL), "*$%s%ld", (PREFIX), (long)(NUM)) | |
| 1081 | |
| 1082 /* We use the default ASCII-output routine, except that we don't write more | |
| 1083 than 50 characters since the assembler doesn't support very long lines. */ | |
| 1084 | |
| 1085 #define ASM_OUTPUT_ASCII(MYFILE, MYSTRING, MYLENGTH) \ | |
| 1086 do { \ | |
| 1087 FILE *_hide_asm_out_file = (MYFILE); \ | |
| 1088 const unsigned char *_hide_p = (const unsigned char *) (MYSTRING); \ | |
| 1089 int _hide_thissize = (MYLENGTH); \ | |
| 1090 int _size_so_far = 0; \ | |
| 1091 { \ | |
| 1092 FILE *asm_out_file = _hide_asm_out_file; \ | |
| 1093 const unsigned char *p = _hide_p; \ | |
| 1094 int thissize = _hide_thissize; \ | |
| 1095 int i; \ | |
| 1096 fprintf (asm_out_file, "\t.ascii \""); \ | |
| 1097 \ | |
| 1098 for (i = 0; i < thissize; i++) \ | |
| 1099 { \ | |
| 1100 register int c = p[i]; \ | |
| 1101 \ | |
| 1102 if (_size_so_far ++ > 50 && i < thissize - 4) \ | |
| 1103 _size_so_far = 0, fprintf (asm_out_file, "\"\n\t.ascii \""); \ | |
| 1104 \ | |
| 1105 if (c == '\"' || c == '\\') \ | |
| 1106 putc ('\\', asm_out_file); \ | |
| 1107 if (c >= ' ' && c < 0177) \ | |
| 1108 putc (c, asm_out_file); \ | |
| 1109 else \ | |
| 1110 { \ | |
| 1111 fprintf (asm_out_file, "\\%o", c); \ | |
| 1112 /* After an octal-escape, if a digit follows, \ | |
| 1113 terminate one string constant and start another. \ | |
| 1114 The VAX assembler fails to stop reading the escape \ | |
| 1115 after three digits, so this is the only way we \ | |
| 1116 can get it to parse the data properly. */ \ | |
| 1117 if (i < thissize - 1 && ISDIGIT (p[i + 1])) \ | |
| 1118 _size_so_far = 0, fprintf (asm_out_file, "\"\n\t.ascii \""); \ | |
| 1119 } \ | |
| 1120 } \ | |
| 1121 fprintf (asm_out_file, "\"\n"); \ | |
| 1122 } \ | |
| 1123 } \ | |
| 1124 while (0) | |
| 1125 | |
| 1126 /* This is how to output an element of a case-vector that is relative. */ | |
| 1127 | |
| 1128 #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \ | |
| 1129 fprintf (FILE, "\t.%s $L%d\n", TARGET_ABI_WINDOWS_NT ? "long" : "gprel32", \ | |
| 1130 (VALUE)) | |
| 1131 | |
| 1132 /* This is how to output an assembler line | |
| 1133 that says to advance the location counter | |
| 1134 to a multiple of 2**LOG bytes. */ | |
| 1135 | |
| 1136 #define ASM_OUTPUT_ALIGN(FILE,LOG) \ | |
| 1137 if ((LOG) != 0) \ | |
| 1138 fprintf (FILE, "\t.align %d\n", LOG); | |
| 1139 | |
| 1140 /* This is how to advance the location counter by SIZE bytes. */ | |
| 1141 | |
| 1142 #define ASM_OUTPUT_SKIP(FILE,SIZE) \ | |
| 1143 fprintf (FILE, "\t.space "HOST_WIDE_INT_PRINT_UNSIGNED"\n", (SIZE)) | |
| 1144 | |
| 1145 /* This says how to output an assembler line | |
| 1146 to define a global common symbol. */ | |
| 1147 | |
| 1148 #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \ | |
| 1149 ( fputs ("\t.comm ", (FILE)), \ | |
| 1150 assemble_name ((FILE), (NAME)), \ | |
| 1151 fprintf ((FILE), ","HOST_WIDE_INT_PRINT_UNSIGNED"\n", (SIZE))) | |
| 1152 | |
| 1153 /* This says how to output an assembler line | |
| 1154 to define a local common symbol. */ | |
| 1155 | |
| 1156 #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE,ROUNDED) \ | |
| 1157 ( fputs ("\t.lcomm ", (FILE)), \ | |
| 1158 assemble_name ((FILE), (NAME)), \ | |
| 1159 fprintf ((FILE), ","HOST_WIDE_INT_PRINT_UNSIGNED"\n", (SIZE))) | |
| 1160 | |
| 1161 | |
| 1162 /* Print operand X (an rtx) in assembler syntax to file FILE. | |
| 1163 CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified. | |
| 1164 For `%' followed by punctuation, CODE is the punctuation and X is null. */ | |
| 1165 | |
| 1166 #define PRINT_OPERAND(FILE, X, CODE) print_operand (FILE, X, CODE) | |
| 1167 | |
| 1168 /* Determine which codes are valid without a following integer. These must | |
| 1169 not be alphabetic. | |
| 1170 | |
| 1171 ~ Generates the name of the current function. | |
| 1172 | |
| 1173 / Generates the instruction suffix. The TRAP_SUFFIX and ROUND_SUFFIX | |
| 1174 attributes are examined to determine what is appropriate. | |
| 1175 | |
| 1176 , Generates single precision suffix for floating point | |
| 1177 instructions (s for IEEE, f for VAX) | |
| 1178 | |
| 1179 - Generates double precision suffix for floating point | |
| 1180 instructions (t for IEEE, g for VAX) | |
| 1181 */ | |
| 1182 | |
| 1183 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) \ | |
| 1184 ((CODE) == '/' || (CODE) == ',' || (CODE) == '-' || (CODE) == '~' \ | |
| 1185 || (CODE) == '#' || (CODE) == '*' || (CODE) == '&') | |
| 1186 | |
| 1187 /* Print a memory address as an operand to reference that memory location. */ | |
| 1188 | |
| 1189 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \ | |
| 1190 print_operand_address((FILE), (ADDR)) | |
| 1191 | |
| 1192 /* Tell collect that the object format is ECOFF. */ | |
| 1193 #define OBJECT_FORMAT_COFF | |
| 1194 #define EXTENDED_COFF | |
| 1195 | |
| 1196 /* If we use NM, pass -g to it so it only lists globals. */ | |
| 1197 #define NM_FLAGS "-pg" | |
| 1198 | |
| 1199 /* Definitions for debugging. */ | |
| 1200 | |
| 1201 #define SDB_DEBUGGING_INFO 1 /* generate info for mips-tfile */ | |
| 1202 #define DBX_DEBUGGING_INFO 1 /* generate embedded stabs */ | |
| 1203 #define MIPS_DEBUGGING_INFO 1 /* MIPS specific debugging info */ | |
| 1204 | |
| 1205 #ifndef PREFERRED_DEBUGGING_TYPE /* assume SDB_DEBUGGING_INFO */ | |
| 1206 #define PREFERRED_DEBUGGING_TYPE SDB_DEBUG | |
| 1207 #endif | |
| 1208 | |
| 1209 | |
| 1210 /* Correct the offset of automatic variables and arguments. Note that | |
| 1211 the Alpha debug format wants all automatic variables and arguments | |
| 1212 to be in terms of two different offsets from the virtual frame pointer, | |
| 1213 which is the stack pointer before any adjustment in the function. | |
| 1214 The offset for the argument pointer is fixed for the native compiler, | |
| 1215 it is either zero (for the no arguments case) or large enough to hold | |
| 1216 all argument registers. | |
| 1217 The offset for the auto pointer is the fourth argument to the .frame | |
| 1218 directive (local_offset). | |
| 1219 To stay compatible with the native tools we use the same offsets | |
| 1220 from the virtual frame pointer and adjust the debugger arg/auto offsets | |
| 1221 accordingly. These debugger offsets are set up in output_prolog. */ | |
| 1222 | |
| 1223 extern long alpha_arg_offset; | |
| 1224 extern long alpha_auto_offset; | |
| 1225 #define DEBUGGER_AUTO_OFFSET(X) \ | |
| 1226 ((GET_CODE (X) == PLUS ? INTVAL (XEXP (X, 1)) : 0) + alpha_auto_offset) | |
| 1227 #define DEBUGGER_ARG_OFFSET(OFFSET, X) (OFFSET + alpha_arg_offset) | |
| 1228 | |
| 1229 /* mips-tfile doesn't understand .stabd directives. */ | |
| 1230 #define DBX_OUTPUT_SOURCE_LINE(STREAM, LINE, COUNTER) do { \ | |
| 1231 dbxout_begin_stabn_sline (LINE); \ | |
| 1232 dbxout_stab_value_internal_label ("LM", &COUNTER); \ | |
| 1233 } while (0) | |
| 1234 | |
| 1235 /* We want to use MIPS-style .loc directives for SDB line numbers. */ | |
| 1236 extern int num_source_filenames; | |
| 1237 #define SDB_OUTPUT_SOURCE_LINE(STREAM, LINE) \ | |
| 1238 fprintf (STREAM, "\t.loc\t%d %d\n", num_source_filenames, LINE) | |
| 1239 | |
| 1240 #define ASM_OUTPUT_SOURCE_FILENAME(STREAM, NAME) \ | |
| 1241 alpha_output_filename (STREAM, NAME) | |
| 1242 | |
| 1243 /* mips-tfile.c limits us to strings of one page. We must underestimate this | |
| 1244 number, because the real length runs past this up to the next | |
| 1245 continuation point. This is really a dbxout.c bug. */ | |
| 1246 #define DBX_CONTIN_LENGTH 3000 | |
| 1247 | |
| 1248 /* By default, turn on GDB extensions. */ | |
| 1249 #define DEFAULT_GDB_EXTENSIONS 1 | |
| 1250 | |
| 1251 /* Stabs-in-ECOFF can't handle dbxout_function_end(). */ | |
| 1252 #define NO_DBX_FUNCTION_END 1 | |
| 1253 | |
| 1254 /* If we are smuggling stabs through the ALPHA ECOFF object | |
| 1255 format, put a comment in front of the .stab<x> operation so | |
| 1256 that the ALPHA assembler does not choke. The mips-tfile program | |
| 1257 will correctly put the stab into the object file. */ | |
| 1258 | |
| 1259 #define ASM_STABS_OP ((TARGET_GAS) ? "\t.stabs\t" : " #.stabs\t") | |
| 1260 #define ASM_STABN_OP ((TARGET_GAS) ? "\t.stabn\t" : " #.stabn\t") | |
| 1261 #define ASM_STABD_OP ((TARGET_GAS) ? "\t.stabd\t" : " #.stabd\t") | |
| 1262 | |
| 1263 /* Forward references to tags are allowed. */ | |
| 1264 #define SDB_ALLOW_FORWARD_REFERENCES | |
| 1265 | |
| 1266 /* Unknown tags are also allowed. */ | |
| 1267 #define SDB_ALLOW_UNKNOWN_REFERENCES | |
| 1268 | |
| 1269 #define PUT_SDB_DEF(a) \ | |
| 1270 do { \ | |
| 1271 fprintf (asm_out_file, "\t%s.def\t", \ | |
| 1272 (TARGET_GAS) ? "" : "#"); \ | |
| 1273 ASM_OUTPUT_LABELREF (asm_out_file, a); \ | |
| 1274 fputc (';', asm_out_file); \ | |
| 1275 } while (0) | |
| 1276 | |
| 1277 #define PUT_SDB_PLAIN_DEF(a) \ | |
| 1278 do { \ | |
| 1279 fprintf (asm_out_file, "\t%s.def\t.%s;", \ | |
| 1280 (TARGET_GAS) ? "" : "#", (a)); \ | |
| 1281 } while (0) | |
| 1282 | |
| 1283 #define PUT_SDB_TYPE(a) \ | |
| 1284 do { \ | |
| 1285 fprintf (asm_out_file, "\t.type\t0x%x;", (a)); \ | |
| 1286 } while (0) | |
| 1287 | |
| 1288 /* For block start and end, we create labels, so that | |
| 1289 later we can figure out where the correct offset is. | |
| 1290 The normal .ent/.end serve well enough for functions, | |
| 1291 so those are just commented out. */ | |
| 1292 | |
| 1293 extern int sdb_label_count; /* block start/end next label # */ | |
| 1294 | |
| 1295 #define PUT_SDB_BLOCK_START(LINE) \ | |
| 1296 do { \ | |
| 1297 fprintf (asm_out_file, \ | |
| 1298 "$Lb%d:\n\t%s.begin\t$Lb%d\t%d\n", \ | |
| 1299 sdb_label_count, \ | |
| 1300 (TARGET_GAS) ? "" : "#", \ | |
| 1301 sdb_label_count, \ | |
| 1302 (LINE)); \ | |
| 1303 sdb_label_count++; \ | |
| 1304 } while (0) | |
| 1305 | |
| 1306 #define PUT_SDB_BLOCK_END(LINE) \ | |
| 1307 do { \ | |
| 1308 fprintf (asm_out_file, \ | |
| 1309 "$Le%d:\n\t%s.bend\t$Le%d\t%d\n", \ | |
| 1310 sdb_label_count, \ | |
| 1311 (TARGET_GAS) ? "" : "#", \ | |
| 1312 sdb_label_count, \ | |
| 1313 (LINE)); \ | |
| 1314 sdb_label_count++; \ | |
| 1315 } while (0) | |
| 1316 | |
| 1317 #define PUT_SDB_FUNCTION_START(LINE) | |
| 1318 | |
| 1319 #define PUT_SDB_FUNCTION_END(LINE) | |
| 1320 | |
| 1321 #define PUT_SDB_EPILOGUE_END(NAME) ((void)(NAME)) | |
| 1322 | |
| 1323 /* Macros for mips-tfile.c to encapsulate stabs in ECOFF, and for | |
| 1324 mips-tdump.c to print them out. | |
| 1325 | |
| 1326 These must match the corresponding definitions in gdb/mipsread.c. | |
| 1327 Unfortunately, gcc and gdb do not currently share any directories. */ | |
| 1328 | |
| 1329 #define CODE_MASK 0x8F300 | |
| 1330 #define MIPS_IS_STAB(sym) (((sym)->index & 0xFFF00) == CODE_MASK) | |
| 1331 #define MIPS_MARK_STAB(code) ((code)+CODE_MASK) | |
| 1332 #define MIPS_UNMARK_STAB(code) ((code)-CODE_MASK) | |
| 1333 | |
| 1334 /* Override some mips-tfile definitions. */ | |
| 1335 | |
| 1336 #define SHASH_SIZE 511 | |
| 1337 #define THASH_SIZE 55 | |
| 1338 | |
| 1339 /* Align ecoff symbol tables to avoid OSF1/1.3 nm complaints. */ | |
| 1340 | |
| 1341 #define ALIGN_SYMTABLE_OFFSET(OFFSET) (((OFFSET) + 7) & ~7) | |
| 1342 | |
| 1343 /* The system headers under Alpha systems are generally C++-aware. */ | |
| 1344 #define NO_IMPLICIT_EXTERN_C |