Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/vax/vax.h @ 67:f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
| author | nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp> |
|---|---|
| date | Tue, 22 Mar 2011 17:18:12 +0900 |
| parents | 77e2b8dfacca |
| children | 04ced10e8804 |
| rev | line source |
|---|---|
| 0 | 1 /* Definitions of target machine for GNU compiler. VAX version. |
| 2 Copyright (C) 1987, 1988, 1991, 1993, 1994, 1995, 1996, 1997, 1998, | |
|
67
f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
3 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2007, 2008, 2009, 2010 |
| 0 | 4 Free Software Foundation, Inc. |
| 5 | |
| 6 This file is part of GCC. | |
| 7 | |
| 8 GCC is free software; you can redistribute it and/or modify | |
| 9 it under the terms of the GNU General Public License as published by | |
| 10 the Free Software Foundation; either version 3, or (at your option) | |
| 11 any later version. | |
| 12 | |
| 13 GCC is distributed in the hope that it will be useful, | |
| 14 but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| 15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| 16 GNU General Public License for more details. | |
| 17 | |
| 18 You should have received a copy of the GNU General Public License | |
| 19 along with GCC; see the file COPYING3. If not see | |
| 20 <http://www.gnu.org/licenses/>. */ | |
| 21 | |
| 22 | |
| 23 /* Target CPU builtins. */ | |
| 24 #define TARGET_CPU_CPP_BUILTINS() \ | |
| 25 do \ | |
| 26 { \ | |
| 27 builtin_define ("__vax__"); \ | |
| 28 builtin_assert ("cpu=vax"); \ | |
| 29 builtin_assert ("machine=vax"); \ | |
| 30 if (TARGET_G_FLOAT) \ | |
| 31 { \ | |
| 32 builtin_define ("__GFLOAT"); \ | |
| 33 builtin_define ("__GFLOAT__"); \ | |
| 34 } \ | |
| 35 } \ | |
| 36 while (0) | |
| 37 | |
| 38 #define VMS_TARGET 0 | |
| 39 | |
| 40 /* Use -J option for long branch support with Unix assembler. */ | |
| 41 | |
| 42 #define ASM_SPEC "-J" | |
| 43 | |
| 44 /* Choose proper libraries depending on float format. | |
| 45 Note that there are no profiling libraries for g-format. | |
| 46 Also use -lg for the sake of dbx. */ | |
| 47 | |
| 48 #define LIB_SPEC "%{g:-lg}\ | |
| 49 %{mg:%{lm:-lmg} -lcg \ | |
| 50 %{p:%eprofiling not supported with -mg\n}\ | |
| 51 %{pg:%eprofiling not supported with -mg\n}}\ | |
| 52 %{!mg:%{!p:%{!pg:-lc}}%{p:-lc_p}%{pg:-lc_p}}" | |
| 53 | |
| 54 /* Print subsidiary information on the compiler version in use. */ | |
| 55 | |
| 56 #ifndef TARGET_NAME /* A more specific value might be supplied via -D. */ | |
| 57 #define TARGET_NAME "vax" | |
| 58 #endif | |
| 59 #define TARGET_VERSION fprintf (stderr, " (%s)", TARGET_NAME) | |
| 60 | |
| 61 /* Run-time compilation parameters selecting different hardware subsets. */ | |
| 62 | |
| 63 /* Nonzero if ELF. Redefined by vax/elf.h. */ | |
| 64 #define TARGET_ELF 0 | |
| 65 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
66 /* Use BSD names for udiv and umod libgcc calls. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
67 #define TARGET_BSD_DIVMOD 1 |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
68 |
| 0 | 69 /* Default target_flags if no switches specified. */ |
| 70 | |
| 71 #ifndef TARGET_DEFAULT | |
| 72 #define TARGET_DEFAULT (MASK_UNIX_ASM) | |
| 73 #endif | |
| 74 | |
| 75 | |
| 76 /* Target machine storage layout */ | |
| 77 | |
| 78 /* Define this if most significant bit is lowest numbered | |
| 79 in instructions that operate on numbered bit-fields. | |
| 80 This is not true on the VAX. */ | |
| 81 #define BITS_BIG_ENDIAN 0 | |
| 82 | |
| 83 /* Define this if most significant byte of a word is the lowest numbered. */ | |
| 84 /* That is not true on the VAX. */ | |
| 85 #define BYTES_BIG_ENDIAN 0 | |
| 86 | |
| 87 /* Define this if most significant word of a multiword number is the lowest | |
| 88 numbered. */ | |
| 89 /* This is not true on the VAX. */ | |
| 90 #define WORDS_BIG_ENDIAN 0 | |
| 91 | |
| 92 /* Width of a word, in units (bytes). */ | |
| 93 #define UNITS_PER_WORD 4 | |
| 94 | |
| 95 /* Allocation boundary (in *bits*) for storing arguments in argument list. */ | |
| 96 #define PARM_BOUNDARY 32 | |
| 97 | |
| 98 /* Allocation boundary (in *bits*) for the code of a function. */ | |
| 99 #define FUNCTION_BOUNDARY 16 | |
| 100 | |
| 101 /* Alignment of field after `int : 0' in a structure. */ | |
| 102 #define EMPTY_FIELD_BOUNDARY (TARGET_VAXC_ALIGNMENT ? 8 : 32) | |
| 103 | |
| 104 /* Every structure's size must be a multiple of this. */ | |
| 105 #define STRUCTURE_SIZE_BOUNDARY 8 | |
| 106 | |
| 107 /* A bit-field declared as `int' forces `int' alignment for the struct. */ | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
108 #define PCC_BITFIELD_TYPE_MATTERS (! TARGET_VAXC_ALIGNMENT) |
| 0 | 109 |
| 110 /* No data type wants to be aligned rounder than this. */ | |
| 111 #define BIGGEST_ALIGNMENT 32 | |
| 112 | |
| 113 /* No structure field wants to be aligned rounder than this. */ | |
| 114 #define BIGGEST_FIELD_ALIGNMENT (TARGET_VAXC_ALIGNMENT ? 8 : 32) | |
| 115 | |
| 116 /* Set this nonzero if move instructions will actually fail to work | |
| 117 when given unaligned data. */ | |
| 118 #define STRICT_ALIGNMENT 0 | |
| 119 | |
| 120 /* Let's keep the stack somewhat aligned. */ | |
| 121 #define STACK_BOUNDARY 32 | |
| 122 | |
| 123 /* The table of an ADDR_DIFF_VEC must be contiguous with the case | |
| 124 opcode, it is part of the case instruction. */ | |
| 125 #define ADDR_VEC_ALIGN(ADDR_VEC) 0 | |
| 126 | |
| 127 /* Standard register usage. */ | |
| 128 | |
| 129 /* Number of actual hardware registers. | |
| 130 The hardware registers are assigned numbers for the compiler | |
| 131 from 0 to just below FIRST_PSEUDO_REGISTER. | |
| 132 All registers that the compiler knows about must be given numbers, | |
| 133 even those that are not normally considered general registers. */ | |
| 134 #define FIRST_PSEUDO_REGISTER 16 | |
| 135 | |
| 136 /* 1 for registers that have pervasive standard uses | |
| 137 and are not available for the register allocator. | |
| 138 On the VAX, these are the AP, FP, SP and PC. */ | |
| 139 #define FIXED_REGISTERS {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1} | |
| 140 | |
| 141 /* 1 for registers not available across function calls. | |
| 142 These must include the FIXED_REGISTERS and also any | |
| 143 registers that can be used without being saved. | |
| 144 The latter must include the registers where values are returned | |
| 145 and the register where structure-value addresses are passed. | |
| 146 Aside from that, you can include as many other registers as you like. */ | |
| 147 #define CALL_USED_REGISTERS {1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1} | |
| 148 | |
| 149 /* Return number of consecutive hard regs needed starting at reg REGNO | |
| 150 to hold something of mode MODE. | |
| 151 This is ordinarily the length in words of a value of mode MODE | |
| 152 but can be less for certain modes in special long registers. | |
| 153 On the VAX, all registers are one word long. */ | |
| 154 #define HARD_REGNO_NREGS(REGNO, MODE) \ | |
| 155 ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
| 156 | |
| 157 /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. | |
| 158 On the VAX, all registers can hold all modes. */ | |
| 159 #define HARD_REGNO_MODE_OK(REGNO, MODE) 1 | |
| 160 | |
| 161 /* Value is 1 if it is a good idea to tie two pseudo registers | |
| 162 when one has mode MODE1 and one has mode MODE2. | |
| 163 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2, | |
| 164 for any hard reg, then this must be 0 for correct output. */ | |
| 165 #define MODES_TIEABLE_P(MODE1, MODE2) 1 | |
| 166 | |
| 167 /* Specify the registers used for certain standard purposes. | |
| 168 The values of these macros are register numbers. */ | |
| 169 | |
| 170 /* VAX pc is overloaded on a register. */ | |
| 171 #define PC_REGNUM VAX_PC_REGNUM | |
| 172 | |
| 173 /* Register to use for pushing function arguments. */ | |
| 174 #define STACK_POINTER_REGNUM VAX_SP_REGNUM | |
| 175 | |
| 176 /* Base register for access to local variables of the function. */ | |
| 177 #define FRAME_POINTER_REGNUM VAX_FP_REGNUM | |
| 178 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
179 /* Offset from the frame pointer register value to the top of stack. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
180 #define FRAME_POINTER_CFA_OFFSET(FNDECL) 0 |
| 0 | 181 |
| 182 /* Base register for access to arguments of the function. */ | |
| 183 #define ARG_POINTER_REGNUM VAX_AP_REGNUM | |
| 184 | |
| 185 /* Register in which static-chain is passed to a function. */ | |
| 186 #define STATIC_CHAIN_REGNUM 0 | |
| 187 | |
| 188 /* Register in which address to store a structure value | |
| 189 is passed to a function. */ | |
| 190 #define VAX_STRUCT_VALUE_REGNUM 1 | |
| 191 | |
| 192 /* Define the classes of registers for register constraints in the | |
| 193 machine description. Also define ranges of constants. | |
| 194 | |
| 195 One of the classes must always be named ALL_REGS and include all hard regs. | |
| 196 If there is more than one class, another class must be named NO_REGS | |
| 197 and contain no registers. | |
| 198 | |
| 199 The name GENERAL_REGS must be the name of a class (or an alias for | |
| 200 another name such as ALL_REGS). This is the class of registers | |
| 201 that is allowed by "g" or "r" in a register constraint. | |
| 202 Also, registers outside this class are allocated only when | |
| 203 instructions express preferences for them. | |
| 204 | |
| 205 The classes must be numbered in nondecreasing order; that is, | |
| 206 a larger-numbered class must never be contained completely | |
| 207 in a smaller-numbered class. | |
| 208 | |
| 209 For any two classes, it is very desirable that there be another | |
| 210 class that represents their union. */ | |
| 211 | |
| 212 /* The VAX has only one kind of registers, so NO_REGS and ALL_REGS | |
| 213 are the only classes. */ | |
| 214 | |
| 215 enum reg_class { NO_REGS, ALL_REGS, LIM_REG_CLASSES }; | |
| 216 | |
| 217 #define N_REG_CLASSES (int) LIM_REG_CLASSES | |
| 218 | |
| 219 /* Since GENERAL_REGS is the same class as ALL_REGS, | |
| 220 don't give it a different class number; just make it an alias. */ | |
| 221 | |
| 222 #define GENERAL_REGS ALL_REGS | |
| 223 | |
| 224 /* Give names of register classes as strings for dump file. */ | |
| 225 | |
| 226 #define REG_CLASS_NAMES \ | |
| 227 { "NO_REGS", "ALL_REGS" } | |
| 228 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
229 /* The following macro defines cover classes for Integrated Register |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
230 Allocator. Cover classes is a set of non-intersected register |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
231 classes covering all hard registers used for register allocation |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
232 purpose. Any move between two registers of a cover class should be |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
233 cheaper than load or store of the registers. The macro value is |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
234 array of register classes with LIM_REG_CLASSES used as the end |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
235 marker. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
236 #define IRA_COVER_CLASSES { ALL_REGS, LIM_REG_CLASSES } |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
237 |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
238 /* Return the maximum number of consecutive registers |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
239 needed to represent mode MODE in a register of class CLASS. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
240 #define CLASS_MAX_NREGS(CLASS, MODE) \ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
241 ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
242 |
| 0 | 243 /* Define which registers fit in which classes. |
| 244 This is an initializer for a vector of HARD_REG_SET | |
| 245 of length N_REG_CLASSES. */ | |
| 246 | |
| 247 #define REG_CLASS_CONTENTS {{0}, {0xffff}} | |
| 248 | |
| 249 /* The same information, inverted: | |
| 250 Return the class number of the smallest class containing | |
| 251 reg number REGNO. This could be a conditional expression | |
| 252 or could index an array. */ | |
| 253 | |
| 254 #define REGNO_REG_CLASS(REGNO) ALL_REGS | |
| 255 | |
| 256 /* The class value for index registers, and the one for base regs. */ | |
| 257 | |
| 258 #define INDEX_REG_CLASS ALL_REGS | |
| 259 #define BASE_REG_CLASS ALL_REGS | |
| 260 | |
| 261 /* Return the maximum number of consecutive registers | |
| 262 needed to represent mode MODE in a register of class CLASS. */ | |
| 263 /* On the VAX, this is always the size of MODE in words, | |
| 264 since all registers are the same size. */ | |
| 265 #define CLASS_MAX_NREGS(CLASS, MODE) \ | |
| 266 ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) | |
| 267 | |
| 268 /* Stack layout; function entry, exit and calling. */ | |
| 269 | |
| 270 /* Define this if pushing a word on the stack | |
| 271 makes the stack pointer a smaller address. */ | |
| 272 #define STACK_GROWS_DOWNWARD | |
| 273 | |
| 274 /* Define this to nonzero if the nominal address of the stack frame | |
| 275 is at the high-address end of the local variables; | |
| 276 that is, each additional local variable allocated | |
| 277 goes at a more negative offset in the frame. */ | |
| 278 #define FRAME_GROWS_DOWNWARD 1 | |
| 279 | |
| 280 /* Offset within stack frame to start allocating local variables at. | |
| 281 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the | |
| 282 first local allocated. Otherwise, it is the offset to the BEGINNING | |
| 283 of the first local allocated. */ | |
| 284 #define STARTING_FRAME_OFFSET 0 | |
| 285 | |
| 286 /* Given an rtx for the address of a frame, | |
| 287 return an rtx for the address of the word in the frame | |
| 288 that holds the dynamic chain--the previous frame's address. */ | |
| 289 #define DYNAMIC_CHAIN_ADDRESS(FRAME) plus_constant ((FRAME), 12) | |
| 290 | |
| 291 /* If we generate an insn to push BYTES bytes, | |
| 292 this says how many the stack pointer really advances by. | |
| 293 On the VAX, -(sp) pushes only the bytes of the operands. */ | |
| 294 #define PUSH_ROUNDING(BYTES) (BYTES) | |
| 295 | |
| 296 /* Offset of first parameter from the argument pointer register value. */ | |
| 297 #define FIRST_PARM_OFFSET(FNDECL) 4 | |
| 298 | |
| 299 /* Define how to find the value returned by a function. | |
| 300 VALTYPE is the data type of the value (as a tree). | |
| 301 If the precise function being called is known, FUNC is its FUNCTION_DECL; | |
| 302 otherwise, FUNC is 0. */ | |
| 303 | |
| 304 /* On the VAX the return value is in R0 regardless. */ | |
| 305 | |
| 306 #define FUNCTION_VALUE(VALTYPE, FUNC) \ | |
| 307 gen_rtx_REG (TYPE_MODE (VALTYPE), 0) | |
| 308 | |
| 309 /* Define how to find the value returned by a library function | |
| 310 assuming the value has mode MODE. */ | |
| 311 | |
| 312 /* On the VAX the return value is in R0 regardless. */ | |
| 313 | |
| 314 #define LIBCALL_VALUE(MODE) gen_rtx_REG (MODE, 0) | |
| 315 | |
| 316 /* Define this if PCC uses the nonreentrant convention for returning | |
| 317 structure and union values. */ | |
| 318 | |
| 319 #define PCC_STATIC_STRUCT_RETURN | |
| 320 | |
| 321 /* 1 if N is a possible register number for a function value. | |
| 322 On the VAX, R0 is the only register thus used. */ | |
| 323 | |
| 324 #define FUNCTION_VALUE_REGNO_P(N) ((N) == 0) | |
| 325 | |
| 326 /* 1 if N is a possible register number for function argument passing. | |
| 327 On the VAX, no registers are used in this way. */ | |
| 328 | |
| 329 #define FUNCTION_ARG_REGNO_P(N) 0 | |
| 330 | |
| 331 /* Define a data type for recording info about an argument list | |
| 332 during the scan of that argument list. This data type should | |
| 333 hold all necessary information about the function itself | |
| 334 and about the args processed so far, enough to enable macros | |
| 335 such as FUNCTION_ARG to determine where the next arg should go. | |
| 336 | |
| 337 On the VAX, this is a single integer, which is a number of bytes | |
| 338 of arguments scanned so far. */ | |
| 339 | |
| 340 #define CUMULATIVE_ARGS int | |
| 341 | |
| 342 /* Initialize a variable CUM of type CUMULATIVE_ARGS | |
| 343 for a call to a function whose data type is FNTYPE. | |
| 344 For a library call, FNTYPE is 0. | |
| 345 | |
| 346 On the VAX, the offset starts at 0. */ | |
| 347 | |
| 348 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \ | |
| 349 ((CUM) = 0) | |
| 350 | |
| 351 /* Output assembler code to FILE to increment profiler label # LABELNO | |
| 352 for profiling a function entry. */ | |
| 353 | |
| 354 #define VAX_FUNCTION_PROFILER_NAME "mcount" | |
| 355 #define FUNCTION_PROFILER(FILE, LABELNO) \ | |
| 356 do \ | |
| 357 { \ | |
| 358 char label[256]; \ | |
| 359 ASM_GENERATE_INTERNAL_LABEL (label, "LP", (LABELNO)); \ | |
| 360 fprintf (FILE, "\tmovab "); \ | |
| 361 assemble_name (FILE, label); \ | |
| 362 asm_fprintf (FILE, ",%Rr0\n\tjsb %s\n", \ | |
| 363 VAX_FUNCTION_PROFILER_NAME); \ | |
| 364 } \ | |
| 365 while (0) | |
| 366 | |
| 367 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function, | |
| 368 the stack pointer does not matter. The value is tested only in | |
| 369 functions that have frame pointers. | |
| 370 No definition is equivalent to always zero. */ | |
| 371 | |
| 372 #define EXIT_IGNORE_STACK 1 | |
| 373 | |
| 374 /* Store in the variable DEPTH the initial difference between the | |
| 375 frame pointer reg contents and the stack pointer reg contents, | |
| 376 as of the start of the function body. This depends on the layout | |
| 377 of the fixed parts of the stack frame and on how registers are saved. | |
| 378 | |
| 379 On the VAX, FRAME_POINTER_REQUIRED is always 1, so the definition of this | |
| 380 macro doesn't matter. But it must be defined. */ | |
| 381 | |
| 382 #define INITIAL_FRAME_POINTER_OFFSET(DEPTH) (DEPTH) = 0; | |
| 383 | |
| 384 /* Length in units of the trampoline for entering a nested function. */ | |
| 385 | |
| 386 #define TRAMPOLINE_SIZE 15 | |
| 387 | |
| 388 /* Byte offset of return address in a stack frame. The "saved PC" field | |
| 389 is in element [4] when treating the frame as an array of longwords. */ | |
| 390 | |
| 391 #define RETURN_ADDRESS_OFFSET (4 * UNITS_PER_WORD) /* 16 */ | |
| 392 | |
| 393 /* A C expression whose value is RTL representing the value of the return | |
| 394 address for the frame COUNT steps up from the current frame. | |
| 395 FRAMEADDR is already the frame pointer of the COUNT frame, so we | |
| 396 can ignore COUNT. */ | |
| 397 | |
| 398 #define RETURN_ADDR_RTX(COUNT, FRAME) \ | |
| 399 ((COUNT == 0) \ | |
| 400 ? gen_rtx_MEM (Pmode, plus_constant (FRAME, RETURN_ADDRESS_OFFSET)) \ | |
| 401 : (rtx) 0) | |
| 402 | |
| 403 | |
| 404 /* Addressing modes, and classification of registers for them. */ | |
| 405 | |
| 406 #define HAVE_POST_INCREMENT 1 | |
| 407 | |
| 408 #define HAVE_PRE_DECREMENT 1 | |
| 409 | |
| 410 /* Macros to check register numbers against specific register classes. */ | |
| 411 | |
| 412 /* These assume that REGNO is a hard or pseudo reg number. | |
| 413 They give nonzero only if REGNO is a hard reg of the suitable class | |
| 414 or a pseudo reg currently allocated to a suitable hard reg. | |
| 415 Since they use reg_renumber, they are safe only once reg_renumber | |
| 416 has been allocated, which happens in local-alloc.c. */ | |
| 417 | |
| 418 #define REGNO_OK_FOR_INDEX_P(regno) \ | |
| 419 ((regno) < FIRST_PSEUDO_REGISTER || reg_renumber[regno] >= 0) | |
| 420 #define REGNO_OK_FOR_BASE_P(regno) \ | |
| 421 ((regno) < FIRST_PSEUDO_REGISTER || reg_renumber[regno] >= 0) | |
| 422 | |
| 423 /* Maximum number of registers that can appear in a valid memory address. */ | |
| 424 | |
| 425 #define MAX_REGS_PER_ADDRESS 2 | |
| 426 | |
| 427 /* 1 if X is an rtx for a constant that is a valid address. */ | |
| 428 | |
| 429 #define CONSTANT_ADDRESS_P(X) legitimate_constant_address_p (X) | |
| 430 | |
| 431 /* Nonzero if the constant value X is a legitimate general operand. | |
| 432 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE. */ | |
| 433 | |
| 434 #define LEGITIMATE_CONSTANT_P(X) legitimate_constant_p (X) | |
| 435 | |
| 436 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx | |
| 437 and check its validity for a certain class. | |
| 438 We have two alternate definitions for each of them. | |
| 439 The usual definition accepts all pseudo regs; the other rejects | |
| 440 them unless they have been allocated suitable hard regs. | |
| 441 The symbol REG_OK_STRICT causes the latter definition to be used. | |
| 442 | |
| 443 Most source files want to accept pseudo regs in the hope that | |
| 444 they will get allocated to the class that the insn wants them to be in. | |
| 445 Source files for reload pass need to be strict. | |
| 446 After reload, it makes no difference, since pseudo regs have | |
| 447 been eliminated by then. */ | |
| 448 | |
| 449 #ifndef REG_OK_STRICT | |
| 450 | |
| 451 /* Nonzero if X is a hard reg that can be used as an index | |
| 452 or if it is a pseudo reg. */ | |
| 453 #define REG_OK_FOR_INDEX_P(X) 1 | |
| 454 | |
| 455 /* Nonzero if X is a hard reg that can be used as a base reg | |
| 456 or if it is a pseudo reg. */ | |
| 457 #define REG_OK_FOR_BASE_P(X) 1 | |
| 458 | |
| 459 #else | |
| 460 | |
| 461 /* Nonzero if X is a hard reg that can be used as an index. */ | |
| 462 #define REG_OK_FOR_INDEX_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X)) | |
| 463 | |
| 464 /* Nonzero if X is a hard reg that can be used as a base reg. */ | |
| 465 #define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X)) | |
| 466 | |
| 467 #endif | |
| 468 | |
| 469 /* Go to LABEL if ADDR (a legitimate address expression) | |
| 470 has an effect that depends on the machine mode it is used for. */ | |
| 471 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL) \ | |
| 472 { if (vax_mode_dependent_address_p (ADDR)) goto LABEL; } | |
| 473 | |
| 474 /* Specify the machine mode that this machine uses | |
| 475 for the index in the tablejump instruction. */ | |
| 476 #define CASE_VECTOR_MODE HImode | |
| 477 | |
| 478 /* Define as C expression which evaluates to nonzero if the tablejump | |
| 479 instruction expects the table to contain offsets from the address of the | |
| 480 table. | |
| 481 Do not define this if the table should contain absolute addresses. */ | |
| 482 #define CASE_VECTOR_PC_RELATIVE 1 | |
| 483 | |
| 484 /* Indicate that jump tables go in the text section. This is | |
| 485 necessary when compiling PIC code. */ | |
| 486 #define JUMP_TABLES_IN_TEXT_SECTION 1 | |
| 487 | |
| 488 /* Define this as 1 if `char' should by default be signed; else as 0. */ | |
| 489 #define DEFAULT_SIGNED_CHAR 1 | |
| 490 | |
| 491 /* This flag, if defined, says the same insns that convert to a signed fixnum | |
| 492 also convert validly to an unsigned one. */ | |
| 493 #define FIXUNS_TRUNC_LIKE_FIX_TRUNC | |
| 494 | |
| 495 /* Max number of bytes we can move from memory to memory | |
| 496 in one reasonably fast instruction. */ | |
| 497 #define MOVE_MAX 8 | |
| 498 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
499 /* If a memory-to-memory move would take MOVE_RATIO or more simple |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
500 move-instruction pairs, we will do a movmem or libcall instead. */ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
501 #define MOVE_RATIO(speed) ((speed) ? 6 : 3) |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
502 #define CLEAR_RATIO(speed) ((speed) ? 6 : 2) |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
503 |
| 0 | 504 /* Nonzero if access to memory by bytes is slow and undesirable. */ |
| 505 #define SLOW_BYTE_ACCESS 0 | |
| 506 | |
| 507 /* Define if shifts truncate the shift count | |
| 508 which implies one can omit a sign-extension or zero-extension | |
| 509 of a shift count. */ | |
| 510 /* #define SHIFT_COUNT_TRUNCATED */ | |
| 511 | |
| 512 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits | |
| 513 is done just by pretending it is already truncated. */ | |
| 514 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1 | |
| 515 | |
| 516 /* Specify the machine mode that pointers have. | |
| 517 After generation of rtl, the compiler makes no further distinction | |
| 518 between pointers and any other objects of this machine mode. */ | |
| 519 #define Pmode SImode | |
| 520 | |
| 521 /* A function address in a call instruction | |
| 522 is a byte address (for indexing purposes) | |
| 523 so give the MEM rtx a byte's mode. */ | |
| 524 #define FUNCTION_MODE QImode | |
| 525 | |
| 526 /* Specify the cost of a branch insn; roughly the number of extra insns that | |
| 527 should be added to avoid a branch. | |
| 528 | |
| 529 Branches are extremely cheap on the VAX while the shift insns often | |
| 530 used to replace branches can be expensive. */ | |
| 531 | |
| 532 #define BRANCH_COST(speed_p, predictable_p) 0 | |
| 533 | |
| 534 /* Tell final.c how to eliminate redundant test instructions. */ | |
| 535 | |
| 536 /* Here we define machine-dependent flags and fields in cc_status | |
| 537 (see `conditions.h'). No extra ones are needed for the VAX. */ | |
| 538 | |
| 539 /* Store in cc_status the expressions | |
| 540 that the condition codes will describe | |
| 541 after execution of an instruction whose pattern is EXP. | |
| 542 Do not alter them if the instruction would not alter the cc's. */ | |
| 543 | |
| 544 #define NOTICE_UPDATE_CC(EXP, INSN) \ | |
| 545 vax_notice_update_cc ((EXP), (INSN)) | |
| 546 | |
| 547 #define OUTPUT_JUMP(NORMAL, FLOAT, NO_OV) \ | |
| 548 { if (cc_status.flags & CC_NO_OVERFLOW) \ | |
| 549 return NO_OV; \ | |
| 550 return NORMAL; \ | |
| 551 } | |
| 552 | |
| 553 /* Control the assembler format that we output. */ | |
| 554 | |
| 555 /* A C string constant describing how to begin a comment in the target | |
| 556 assembler language. The compiler assumes that the comment will end at | |
| 557 the end of the line. */ | |
| 558 | |
| 559 #define ASM_COMMENT_START "#" | |
| 560 | |
| 561 /* Output to assembler file text saying following lines | |
| 562 may contain character constants, extra white space, comments, etc. */ | |
| 563 | |
| 564 #define ASM_APP_ON "#APP\n" | |
| 565 | |
| 566 /* Output to assembler file text saying following lines | |
| 567 no longer contain unusual constructs. */ | |
| 568 | |
| 569 #define ASM_APP_OFF "#NO_APP\n" | |
| 570 | |
| 571 /* Output before read-only data. */ | |
| 572 | |
| 573 #define TEXT_SECTION_ASM_OP "\t.text" | |
| 574 | |
| 575 /* Output before writable data. */ | |
| 576 | |
| 577 #define DATA_SECTION_ASM_OP "\t.data" | |
| 578 | |
| 579 /* How to refer to registers in assembler output. | |
| 580 This sequence is indexed by compiler's hard-register-number (see above). | |
| 581 The register names will be prefixed by REGISTER_PREFIX, if any. */ | |
| 582 | |
| 583 #define REGISTER_PREFIX "" | |
| 584 #define REGISTER_NAMES \ | |
| 585 { "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", \ | |
| 586 "r8", "r9", "r10", "r11", "ap", "fp", "sp", "pc", } | |
| 587 | |
| 588 /* This is BSD, so it wants DBX format. */ | |
| 589 | |
| 590 #define DBX_DEBUGGING_INFO 1 | |
| 591 | |
| 592 /* Do not break .stabs pseudos into continuations. */ | |
| 593 | |
| 594 #define DBX_CONTIN_LENGTH 0 | |
| 595 | |
| 596 /* This is the char to use for continuation (in case we need to turn | |
| 597 continuation back on). */ | |
| 598 | |
| 599 #define DBX_CONTIN_CHAR '?' | |
| 600 | |
| 601 /* Don't use the `xsfoo;' construct in DBX output; this system | |
| 602 doesn't support it. */ | |
| 603 | |
| 604 #define DBX_NO_XREFS | |
| 605 | |
| 606 /* Output the .stabs for a C `static' variable in the data section. */ | |
| 607 #define DBX_STATIC_STAB_DATA_SECTION | |
| 608 | |
| 609 /* VAX specific: which type character is used for type double? */ | |
| 610 | |
| 611 #define ASM_DOUBLE_CHAR (TARGET_G_FLOAT ? 'g' : 'd') | |
| 612 | |
| 613 /* This is how to output a command to make the user-level label named NAME | |
| 614 defined for reference from other files. */ | |
| 615 | |
| 616 /* Globalizing directive for a label. */ | |
| 617 #define GLOBAL_ASM_OP ".globl " | |
| 618 | |
| 619 /* The prefix to add to user-visible assembler symbols. */ | |
| 620 | |
| 621 #define USER_LABEL_PREFIX "_" | |
| 622 | |
| 623 /* This is how to store into the string LABEL | |
| 624 the symbol_ref name of an internal numbered label where | |
| 625 PREFIX is the class of label and NUM is the number within the class. | |
| 626 This is suitable for output with `assemble_name'. */ | |
| 627 | |
| 628 #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \ | |
| 629 sprintf (LABEL, "*%s%ld", PREFIX, (long)(NUM)) | |
| 630 | |
| 631 /* This is how to output an insn to push a register on the stack. | |
| 632 It need not be very fast code. */ | |
| 633 | |
| 634 #define ASM_OUTPUT_REG_PUSH(FILE,REGNO) \ | |
| 635 fprintf (FILE, "\tpushl %s\n", reg_names[REGNO]) | |
| 636 | |
| 637 /* This is how to output an insn to pop a register from the stack. | |
| 638 It need not be very fast code. */ | |
| 639 | |
| 640 #define ASM_OUTPUT_REG_POP(FILE,REGNO) \ | |
| 641 fprintf (FILE, "\tmovl (%s)+,%s\n", reg_names[STACK_POINTER_REGNUM], \ | |
| 642 reg_names[REGNO]) | |
| 643 | |
| 644 /* This is how to output an element of a case-vector that is absolute. | |
| 645 (The VAX does not use such vectors, | |
| 646 but we must define this macro anyway.) */ | |
| 647 | |
| 648 #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \ | |
| 649 do \ | |
| 650 { \ | |
| 651 char label[256]; \ | |
| 652 ASM_GENERATE_INTERNAL_LABEL (label, "L", (VALUE));\ | |
| 653 fprintf (FILE, "\t.long "); \ | |
| 654 assemble_name (FILE, label); \ | |
| 655 fprintf (FILE, "\n"); \ | |
| 656 } \ | |
| 657 while (0) | |
| 658 | |
| 659 /* This is how to output an element of a case-vector that is relative. */ | |
| 660 | |
| 661 #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \ | |
| 662 do \ | |
| 663 { \ | |
| 664 char label[256]; \ | |
| 665 ASM_GENERATE_INTERNAL_LABEL (label, "L", (VALUE)); \ | |
| 666 fprintf (FILE, "\t.word "); \ | |
| 667 assemble_name (FILE, label); \ | |
| 668 ASM_GENERATE_INTERNAL_LABEL (label, "L", (REL)); \ | |
| 669 fprintf (FILE, "-"); \ | |
| 670 assemble_name (FILE, label); \ | |
| 671 fprintf (FILE, "\n"); \ | |
| 672 } \ | |
| 673 while (0) | |
| 674 | |
| 675 /* This is how to output an assembler line | |
| 676 that says to advance the location counter | |
| 677 to a multiple of 2**LOG bytes. */ | |
| 678 | |
| 679 #define ASM_OUTPUT_ALIGN(FILE,LOG) \ | |
| 680 fprintf (FILE, "\t.align %d\n", (LOG)) | |
| 681 | |
| 682 /* This is how to output an assembler line | |
| 683 that says to advance the location counter by SIZE bytes. */ | |
| 684 | |
| 685 #define ASM_OUTPUT_SKIP(FILE,SIZE) \ | |
| 686 fprintf (FILE, "\t.space %u\n", (int)(SIZE)) | |
| 687 | |
| 688 /* This says how to output an assembler line | |
| 689 to define a global common symbol. */ | |
| 690 | |
| 691 #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \ | |
| 692 ( fputs (".comm ", (FILE)), \ | |
| 693 assemble_name ((FILE), (NAME)), \ | |
| 694 fprintf ((FILE), ",%u\n", (int)(ROUNDED))) | |
| 695 | |
| 696 /* This says how to output an assembler line | |
| 697 to define a local common symbol. */ | |
| 698 | |
| 699 #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE, ROUNDED) \ | |
| 700 ( fputs (".lcomm ", (FILE)), \ | |
| 701 assemble_name ((FILE), (NAME)), \ | |
| 702 fprintf ((FILE), ",%u\n", (int)(ROUNDED))) | |
| 703 | |
| 704 /* Print an instruction operand X on file FILE. | |
| 705 CODE is the code from the %-spec that requested printing this operand; | |
| 706 if `%z3' was used to print operand 3, then CODE is 'z'. | |
| 707 | |
| 708 VAX operand formatting codes: | |
| 709 | |
| 710 letter print | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
711 c direct branch condition |
| 0 | 712 C reverse branch condition |
| 713 D 64-bit immediate operand | |
| 714 B the low 8 bits of the complement of a constant operand | |
| 715 H the low 16 bits of the complement of a constant operand | |
| 716 M a mask for the N highest bits of a word | |
| 717 N the complement of a constant integer operand | |
| 718 P constant operand plus 1 | |
| 719 R 32 - constant operand | |
| 720 b the low 8 bits of a negated constant operand | |
| 721 h the low 16 bits of a negated constant operand | |
| 722 # 'd' or 'g' depending on whether dfloat or gfloat is used | |
| 723 | register prefix */ | |
| 724 | |
| 725 /* The purpose of D is to get around a quirk or bug in VAX assembler | |
| 726 whereby -1 in a 64-bit immediate operand means 0x00000000ffffffff, | |
| 727 which is not a 64-bit minus one. As a workaround, we output negative | |
| 728 values in hex. */ | |
| 729 #if HOST_BITS_PER_WIDE_INT == 64 | |
| 730 # define NEG_HWI_PRINT_HEX16 HOST_WIDE_INT_PRINT_HEX | |
| 731 #else | |
| 732 # define NEG_HWI_PRINT_HEX16 "0xffffffff%08lx" | |
| 733 #endif | |
| 734 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
735 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) \ |
| 0 | 736 ((CODE) == '#' || (CODE) == '|') |
| 737 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
738 #define PRINT_OPERAND(FILE, X, CODE) \ |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
0
diff
changeset
|
739 print_operand (FILE, X, CODE) |
| 0 | 740 |
| 741 /* Print a memory operand whose address is X, on file FILE. | |
| 742 This uses a function in output-vax.c. */ | |
| 743 | |
| 744 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \ | |
| 745 print_operand_address (FILE, ADDR) | |
| 746 | |
| 747 /* This is a blatent lie. However, it's good enough, since we don't | |
| 748 actually have any code whatsoever for which this isn't overridden | |
| 749 by the proper FDE definition. */ | |
| 750 #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, PC_REGNUM) | |
| 751 |