Mercurial > hg > CbC > CbC_gcc

comparison gcc/config/s390/2097.md @ 67:f6334be47118

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
author nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp>
date Tue, 22 Mar 2011 17:18:12 +0900
parents 3bfb6c00c1e0
children 04ced10e8804
comparison
equal deleted inserted replaced
65:65488c3d617d 67:f6334be47118
1 ;; Scheduling description for z10 (cpu 2097). 1 ;; Scheduling description for z10 (cpu 2097).
2 ;; Copyright (C) 2008 Free Software Foundation, Inc. 2 ;; Copyright (C) 2008, 2010 Free Software Foundation, Inc.
3 ;; Contributed by Wolfgang Gellerich (gellerich@de.ibm.com). 3 ;; Contributed by Wolfgang Gellerich (gellerich@de.ibm.com).
4 4
5 5
6 ; General naming conventions used in this file: 6 ; General naming conventions used in this file:
7 ; - The two pipelines are called S and T, respectively. 7 ; - The two pipelines are called S and T, respectively.
461 461
462 ; BFP multiplication and general instructions 462 ; BFP multiplication and general instructions
463 463
464 (define_insn_reservation "z10_fsimpdf" 6 464 (define_insn_reservation "z10_fsimpdf" 6
465 (and (eq_attr "cpu" "z10") 465 (and (eq_attr "cpu" "z10")
466 (eq_attr "type" "fsimpdf,fmuldf")) 466 (eq_attr "type" "fsimpdf,fmuldf,fmadddf"))
467 "z10_e1_BOTH, z10_Gate_FP") 467 "z10_e1_BOTH, z10_Gate_FP")
468 468
469 ; LOAD ZERO produces a hex value but we need bin. Using the stage 7
470 ; bypass causes an exception for format conversion which is very
471 ; expensive. So, make sure subsequent instructions only get the zero
472 ; in the normal way.
473 (define_insn_reservation "z10_fhex" 12
474 (and (eq_attr "cpu" "z10")
475 (eq_attr "type" "fhex"))
476 "z10_e1_BOTH, z10_Gate_FP")
477
478 (define_insn_reservation "z10_fsimpsf" 6 469 (define_insn_reservation "z10_fsimpsf" 6
479 (and (eq_attr "cpu" "z10") 470 (and (eq_attr "cpu" "z10")
480 (eq_attr "type" "fsimpsf,fmulsf")) 471 (eq_attr "type" "fsimpsf,fmulsf,fmaddsf"))
481 "z10_e1_BOTH, z10_Gate_FP") 472 "z10_e1_BOTH, z10_Gate_FP")
482 473
483 (define_insn_reservation "z10_fmultf" 52 474 (define_insn_reservation "z10_fmultf" 52
484 (and (eq_attr "cpu" "z10") 475 (and (eq_attr "cpu" "z10")
485 (eq_attr "type" "fmultf")) 476 (eq_attr "type" "fmultf"))