annotate source/timer.c @ 0:ed10291ff195

first commit
author mir3636
date Sun, 06 Jan 2019 19:27:03 +0900
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
ed10291ff195 first commit
mir3636
parents:
diff changeset
1 /*****************************************************************
ed10291ff195 first commit
mir3636
parents:
diff changeset
2 * timer.c
ed10291ff195 first commit
mir3636
parents:
diff changeset
3 * by Zhiyi Huang, hzy@cs.otago.ac.nz
ed10291ff195 first commit
mir3636
parents:
diff changeset
4 * University of Otago
ed10291ff195 first commit
mir3636
parents:
diff changeset
5 *
ed10291ff195 first commit
mir3636
parents:
diff changeset
6 ********************************************************************/
ed10291ff195 first commit
mir3636
parents:
diff changeset
7
ed10291ff195 first commit
mir3636
parents:
diff changeset
8 // The System Timer peripheral
ed10291ff195 first commit
mir3636
parents:
diff changeset
9
ed10291ff195 first commit
mir3636
parents:
diff changeset
10 #include "types.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
11 #include "defs.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
12 #include "param.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
13 #include "memlayout.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
14 #include "proc.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
15 #include "traps.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
16 #include "arm.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
17 #include "spinlock.h"
ed10291ff195 first commit
mir3636
parents:
diff changeset
18
ed10291ff195 first commit
mir3636
parents:
diff changeset
19 #define TIMER_REGS_BASE (MMIO_VA+0x003000)
ed10291ff195 first commit
mir3636
parents:
diff changeset
20 #define CONTROL_STATUS 0x0 // control/status
ed10291ff195 first commit
mir3636
parents:
diff changeset
21 #define COUNTER_LO 0x4 // the time-stamp lower 32 bits
ed10291ff195 first commit
mir3636
parents:
diff changeset
22 #define COUNTER_HI 0x8 // the time-stamp higher 32 bits
ed10291ff195 first commit
mir3636
parents:
diff changeset
23 #define COMPARE0 0xc // compare 0
ed10291ff195 first commit
mir3636
parents:
diff changeset
24 #define COMPARE1 0x10 // compare 1
ed10291ff195 first commit
mir3636
parents:
diff changeset
25 #define COMPARE2 0x14 // compare 2
ed10291ff195 first commit
mir3636
parents:
diff changeset
26 #define COMPARE3 0x18 // compare 3
ed10291ff195 first commit
mir3636
parents:
diff changeset
27
ed10291ff195 first commit
mir3636
parents:
diff changeset
28 #define TIMER_FREQ 10000 // interrupt 100 times/sec.
ed10291ff195 first commit
mir3636
parents:
diff changeset
29
ed10291ff195 first commit
mir3636
parents:
diff changeset
30 void
ed10291ff195 first commit
mir3636
parents:
diff changeset
31 enabletimer3irq(void)
ed10291ff195 first commit
mir3636
parents:
diff changeset
32 {
ed10291ff195 first commit
mir3636
parents:
diff changeset
33 intctrlregs *ip;
ed10291ff195 first commit
mir3636
parents:
diff changeset
34
ed10291ff195 first commit
mir3636
parents:
diff changeset
35 ip = (intctrlregs *)INT_REGS_BASE;
ed10291ff195 first commit
mir3636
parents:
diff changeset
36 ip->gpuenable[0] |= 1 << IRQ_TIMER3; // enable the system timer3 irq
ed10291ff195 first commit
mir3636
parents:
diff changeset
37 }
ed10291ff195 first commit
mir3636
parents:
diff changeset
38
ed10291ff195 first commit
mir3636
parents:
diff changeset
39
ed10291ff195 first commit
mir3636
parents:
diff changeset
40 void
ed10291ff195 first commit
mir3636
parents:
diff changeset
41 timer3init(void)
ed10291ff195 first commit
mir3636
parents:
diff changeset
42 {
ed10291ff195 first commit
mir3636
parents:
diff changeset
43 uint v;
ed10291ff195 first commit
mir3636
parents:
diff changeset
44
ed10291ff195 first commit
mir3636
parents:
diff changeset
45 enabletimer3irq();
ed10291ff195 first commit
mir3636
parents:
diff changeset
46
ed10291ff195 first commit
mir3636
parents:
diff changeset
47 v = inw(TIMER_REGS_BASE+COUNTER_LO);
ed10291ff195 first commit
mir3636
parents:
diff changeset
48 v += TIMER_FREQ;
ed10291ff195 first commit
mir3636
parents:
diff changeset
49
ed10291ff195 first commit
mir3636
parents:
diff changeset
50 outw(TIMER_REGS_BASE+COMPARE3, v);
ed10291ff195 first commit
mir3636
parents:
diff changeset
51 ticks = 0;
ed10291ff195 first commit
mir3636
parents:
diff changeset
52 }
ed10291ff195 first commit
mir3636
parents:
diff changeset
53
ed10291ff195 first commit
mir3636
parents:
diff changeset
54 void
ed10291ff195 first commit
mir3636
parents:
diff changeset
55 timer3intr(void)
ed10291ff195 first commit
mir3636
parents:
diff changeset
56 {
ed10291ff195 first commit
mir3636
parents:
diff changeset
57 uint v;
ed10291ff195 first commit
mir3636
parents:
diff changeset
58 //cprintf("timer3 interrupt: %x\n", inw(TIMER_REGS_BASE+CONTROL_STATUS));
ed10291ff195 first commit
mir3636
parents:
diff changeset
59 outw(TIMER_REGS_BASE+CONTROL_STATUS, (1 << IRQ_TIMER3)); // clear timer3 irq
ed10291ff195 first commit
mir3636
parents:
diff changeset
60
ed10291ff195 first commit
mir3636
parents:
diff changeset
61 ticks++;
ed10291ff195 first commit
mir3636
parents:
diff changeset
62 wakeup(&ticks);
ed10291ff195 first commit
mir3636
parents:
diff changeset
63
ed10291ff195 first commit
mir3636
parents:
diff changeset
64 // reset the value of compare3
ed10291ff195 first commit
mir3636
parents:
diff changeset
65 v=inw(TIMER_REGS_BASE+COUNTER_LO);
ed10291ff195 first commit
mir3636
parents:
diff changeset
66 v += TIMER_FREQ;
ed10291ff195 first commit
mir3636
parents:
diff changeset
67 outw(TIMER_REGS_BASE+COMPARE3, v);
ed10291ff195 first commit
mir3636
parents:
diff changeset
68 }
ed10291ff195 first commit
mir3636
parents:
diff changeset
69
ed10291ff195 first commit
mir3636
parents:
diff changeset
70 void
ed10291ff195 first commit
mir3636
parents:
diff changeset
71 delay(uint m)
ed10291ff195 first commit
mir3636
parents:
diff changeset
72 {
ed10291ff195 first commit
mir3636
parents:
diff changeset
73 unsigned long long t;
ed10291ff195 first commit
mir3636
parents:
diff changeset
74
ed10291ff195 first commit
mir3636
parents:
diff changeset
75 if(m == 0) return;
ed10291ff195 first commit
mir3636
parents:
diff changeset
76
ed10291ff195 first commit
mir3636
parents:
diff changeset
77 t = getsystemtime() + m;
ed10291ff195 first commit
mir3636
parents:
diff changeset
78 while(t != getsystemtime());
ed10291ff195 first commit
mir3636
parents:
diff changeset
79
ed10291ff195 first commit
mir3636
parents:
diff changeset
80 return;
ed10291ff195 first commit
mir3636
parents:
diff changeset
81 }