Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/s390/constraints.md @ 131:84e7813d76e9
gcc-8.2
author | mir3636 |
---|---|
date | Thu, 25 Oct 2018 07:37:49 +0900 |
parents | 04ced10e8804 |
children | 1830386684a0 |
rev | line source |
---|---|
0 | 1 ;; Constraints definitions belonging to the gcc backend for IBM S/390. |
131 | 2 ;; Copyright (C) 2006-2018 Free Software Foundation, Inc. |
0 | 3 ;; Written by Wolfgang Gellerich, using code and information found in |
4 ;; files s390.md, s390.h, and s390.c. | |
5 ;; | |
6 ;; This file is part of GCC. | |
7 ;; | |
8 ;; GCC is free software; you can redistribute it and/or modify it under | |
9 ;; the terms of the GNU General Public License as published by the Free | |
10 ;; Software Foundation; either version 3, or (at your option) any later | |
11 ;; version. | |
12 ;; | |
13 ;; GCC is distributed in the hope that it will be useful, but WITHOUT ANY | |
14 ;; WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
15 ;; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
16 ;; for more details. | |
17 ;; | |
18 ;; You should have received a copy of the GNU General Public License | |
19 ;; along with GCC; see the file COPYING3. If not see | |
20 ;; <http://www.gnu.org/licenses/>. | |
21 | |
22 | |
23 ;; | |
24 ;; Special constraints for s/390 machine description: | |
25 ;; | |
26 ;; a -- Any address register from 1 to 15. | |
27 ;; b -- Memory operand whose address is a symbol reference or a symbol | |
28 ;; reference + constant which can be proven to be naturally aligned. | |
29 ;; c -- Condition code register 33. | |
30 ;; d -- Any register from 0 to 15. | |
31 ;; f -- Floating point registers. | |
111 | 32 ;; j -- Multiple letter constraint for constant scalar and vector values |
33 ;; j00: constant zero scalar or vector | |
34 ;; jm1: constant scalar or vector with all bits set | |
35 ;; jxx: contiguous bitmask of 0 or 1 in all vector elements | |
36 ;; jyy: constant consisting of byte chunks being either 0 or 0xff | |
37 ;; jKK: constant vector with all elements having the same value and | |
38 ;; matching K constraint | |
39 ;; jm6: An integer operand with the lowest order 6 bits all ones. | |
0 | 40 ;; t -- Access registers 36 and 37. |
111 | 41 ;; v -- Vector registers v0-v31. |
0 | 42 ;; C -- A signed 8-bit constant (-128..127) |
43 ;; D -- An unsigned 16-bit constant (0..65535) | |
44 ;; G -- Const double zero operand | |
45 ;; I -- An 8-bit constant (0..255). | |
46 ;; J -- A 12-bit constant (0..4095). | |
47 ;; K -- A 16-bit constant (-32768..32767). | |
48 ;; L -- Value appropriate as displacement. | |
49 ;; (0..4095) for short displacement | |
50 ;; (-524288..524287) for long displacement | |
51 ;; M -- Constant integer with a value of 0x7fffffff. | |
52 ;; N -- Multiple letter constraint followed by 4 parameter letters. | |
53 ;; 0..9,x: number of the part counting from most to least significant | |
131 | 54 ;; S,H,Q: mode of the part |
0 | 55 ;; D,S,H: mode of the containing operand |
56 ;; 0,F: value of the other parts (F - all bits set) | |
111 | 57 ;; -- |
58 ;; xxDq satisfies s390_contiguous_bitmask_p for DImode | |
59 ;; (with possible wraparound of the one-bit range) | |
60 ;; xxSw satisfies s390_contiguous_bitmask_p for SImode | |
61 ;; (with possible wraparound of the one-bit range) | |
62 ;; xxSq satisfies s390_contiguous_bitmask_nowrap_p for SImode | |
63 ;; (without wraparound of the one-bit range) | |
0 | 64 ;; |
65 ;; The constraint matches if the specified part of a constant | |
66 ;; has a value different from its other parts. If the letter x | |
67 ;; is specified instead of a part number, the constraint matches | |
68 ;; if there is any single part with non-default value. | |
69 ;; O -- Multiple letter constraint followed by 1 parameter. | |
70 ;; s: Signed extended immediate value (-2G .. 2G-1). | |
71 ;; p: Positive extended immediate value (0 .. 4G-1). | |
72 ;; n: Negative extended immediate value (-4G+1 .. -1). | |
73 ;; These constraints do not accept any operand if the machine does | |
74 ;; not provide the extended-immediate facility. | |
75 ;; P -- Any integer constant that can be loaded without literal pool. | |
76 ;; Q -- Memory reference without index register and with short displacement. | |
77 ;; R -- Memory reference with index register and short displacement. | |
78 ;; S -- Memory reference without index register but with long displacement. | |
79 ;; T -- Memory reference with index register and long displacement. | |
80 ;; A -- Multiple letter constraint followed by Q, R, S, or T: | |
81 ;; Offsettable memory reference of type specified by second letter. | |
82 ;; B -- Multiple letter constraint followed by Q, R, S, or T: | |
83 ;; Memory reference of the type specified by second letter that | |
84 ;; does *not* refer to a literal pool entry. | |
111 | 85 ;; U -- Pointer with short displacement. (deprecated - use ZR) |
86 ;; W -- Pointer with long displacement. (deprecated - use ZT) | |
87 ;; Y -- Address style operand without index. | |
36 | 88 ;; ZQ -- Pointer without index register and with short displacement. |
89 ;; ZR -- Pointer with index register and short displacement. | |
90 ;; ZS -- Pointer without index register but with long displacement. | |
91 ;; ZT -- Pointer with index register and long displacement. | |
92 ;; | |
0 | 93 ;; |
94 | |
95 | |
96 ;; | |
97 ;; Register constraints. | |
98 ;; | |
99 | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
100 (define_register_constraint "a" |
0 | 101 "ADDR_REGS" |
102 "Any address register from 1 to 15.") | |
103 | |
104 | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
105 (define_register_constraint "c" |
0 | 106 "CC_REGS" |
107 "Condition code register 33") | |
108 | |
109 | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
110 (define_register_constraint "d" |
0 | 111 "GENERAL_REGS" |
112 "Any register from 0 to 15") | |
113 | |
114 | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
115 (define_register_constraint "f" |
0 | 116 "FP_REGS" |
117 "Floating point registers") | |
118 | |
119 | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
120 (define_register_constraint "t" |
0 | 121 "ACCESS_REGS" |
122 "@internal | |
123 Access registers 36 and 37") | |
124 | |
125 | |
111 | 126 (define_register_constraint "v" |
127 "VEC_REGS" | |
128 "Vector registers v0-v31") | |
129 | |
130 | |
0 | 131 ;; |
132 ;; General constraints for constants. | |
133 ;; | |
134 | |
135 (define_constraint "C" | |
136 "@internal | |
137 An 8-bit signed immediate constant (-128..127)" | |
138 (and (match_code "const_int") | |
139 (match_test "ival >= -128 && ival <= 127"))) | |
140 | |
141 | |
142 (define_constraint "D" | |
143 "An unsigned 16-bit constant (0..65535)" | |
144 (and (match_code "const_int") | |
145 (match_test "ival >= 0 && ival <= 65535"))) | |
146 | |
147 | |
148 (define_constraint "G" | |
149 "@internal | |
150 Const double zero operand" | |
151 (and (match_code "const_double") | |
152 (match_test "s390_float_const_zero_p (op)"))) | |
153 | |
154 | |
155 (define_constraint "I" | |
156 "An 8-bit constant (0..255)" | |
157 (and (match_code "const_int") | |
19
58ad6c70ea60
update gcc from 4.4.0 to 4.4.1.
kent@firefly.cr.ie.u-ryukyu.ac.jp
parents:
0
diff
changeset
|
158 (match_test "(unsigned HOST_WIDE_INT) ival <= 255"))) |
0 | 159 |
160 | |
161 (define_constraint "J" | |
162 "A 12-bit constant (0..4095)" | |
163 (and (match_code "const_int") | |
19
58ad6c70ea60
update gcc from 4.4.0 to 4.4.1.
kent@firefly.cr.ie.u-ryukyu.ac.jp
parents:
0
diff
changeset
|
164 (match_test "(unsigned HOST_WIDE_INT) ival <= 4095"))) |
0 | 165 |
166 | |
167 (define_constraint "K" | |
168 "A 16-bit constant (-32768..32767)" | |
169 (and (match_code "const_int") | |
170 (match_test "ival >= -32768 && ival <= 32767"))) | |
171 | |
172 | |
173 (define_constraint "L" | |
174 "Value appropriate as displacement. | |
175 (0..4095) for short displacement | |
176 (-524288..524287) for long displacement" | |
177 (and (match_code "const_int") | |
178 (match_test "TARGET_LONG_DISPLACEMENT ? | |
179 (ival >= -524288 && ival <= 524287) | |
180 : (ival >= 0 && ival <= 4095)"))) | |
181 | |
182 | |
183 (define_constraint "M" | |
184 "Constant integer with a value of 0x7fffffff" | |
185 (and (match_code "const_int") | |
186 (match_test "ival == 2147483647"))) | |
187 | |
188 | |
189 (define_constraint "P" | |
190 "@internal | |
191 Any integer constant that can be loaded without literal pool" | |
192 (and (match_code "const_int") | |
193 (match_test "legitimate_reload_constant_p (GEN_INT (ival))"))) | |
194 | |
195 | |
196 (define_address_constraint "Y" | |
111 | 197 "Address style operand without index register" |
0 | 198 |
111 | 199 ;; Simply check for base + offset style operands. Reload will take |
200 ;; care of making sure we have a proper base register. | |
0 | 201 |
111 | 202 (match_test "s390_decompose_addrstyle_without_index (op, NULL, NULL)" )) |
0 | 203 |
204 | |
205 ;; N -- Multiple letter constraint followed by 4 parameter letters. | |
206 ;; 0..9,x: number of the part counting from most to least significant | |
131 | 207 ;; S,H,Q: mode of the part |
0 | 208 ;; D,S,H: mode of the containing operand |
209 ;; 0,F: value of the other parts (F = all bits set) | |
210 ;; | |
211 ;; The constraint matches if the specified part of a constant | |
212 ;; has a value different from its other parts. If the letter x | |
213 ;; is specified instead of a part number, the constraint matches | |
214 ;; if there is any single part with non-default value. | |
215 ;; | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
216 ;; The following patterns define only those constraints that are actually |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
217 ;; used in s390.md. If you need an additional one, simply add it in the |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
218 ;; obvious way. Function s390_N_constraint_str is ready to handle all |
0 | 219 ;; combinations. |
220 ;; | |
221 | |
222 | |
223 (define_constraint "NxQS0" | |
224 "@internal" | |
225 (and (match_code "const_int") | |
226 (match_test "s390_N_constraint_str (\"xQS0\", ival)"))) | |
227 | |
228 | |
131 | 229 (define_constraint "NxHD0" |
230 "@internal" | |
231 (and (match_code "const_int") | |
232 (match_test "s390_N_constraint_str (\"xHD0\", ival)"))) | |
233 | |
234 | |
235 (define_constraint "NxSD0" | |
236 "@internal" | |
237 (and (match_code "const_int") | |
238 (match_test "s390_N_constraint_str (\"xSD0\", ival)"))) | |
239 | |
240 | |
0 | 241 (define_constraint "NxQD0" |
242 "@internal" | |
243 (and (match_code "const_int") | |
244 (match_test "s390_N_constraint_str (\"xQD0\", ival)"))) | |
245 | |
246 | |
247 (define_constraint "N3HD0" | |
248 "@internal" | |
249 (and (match_code "const_int") | |
250 (match_test "s390_N_constraint_str (\"3HD0\", ival)"))) | |
251 | |
252 | |
253 (define_constraint "N2HD0" | |
254 "@internal" | |
255 (and (match_code "const_int") | |
256 (match_test "s390_N_constraint_str (\"2HD0\", ival)"))) | |
257 | |
258 | |
259 (define_constraint "N1SD0" | |
260 "@internal" | |
261 (and (match_code "const_int") | |
262 (match_test "s390_N_constraint_str (\"1SD0\", ival)"))) | |
263 | |
264 | |
265 (define_constraint "N1HS0" | |
266 "@internal" | |
267 (and (match_code "const_int") | |
268 (match_test "s390_N_constraint_str (\"1HS0\", ival)"))) | |
269 | |
270 | |
271 (define_constraint "N1HD0" | |
272 "@internal" | |
273 (and (match_code "const_int") | |
274 (match_test "s390_N_constraint_str (\"1HD0\", ival)"))) | |
275 | |
276 | |
277 (define_constraint "N0SD0" | |
278 "@internal" | |
279 (and (match_code "const_int") | |
280 (match_test "s390_N_constraint_str (\"0SD0\", ival)"))) | |
281 | |
282 | |
283 (define_constraint "N0HS0" | |
284 "@internal" | |
285 (and (match_code "const_int") | |
286 (match_test "s390_N_constraint_str (\"0HS0\", ival)"))) | |
287 | |
288 | |
289 (define_constraint "N0HD0" | |
290 "@internal" | |
291 (and (match_code "const_int") | |
292 (match_test "s390_N_constraint_str (\"0HD0\", ival)"))) | |
293 | |
294 | |
295 (define_constraint "NxQDF" | |
296 "@internal" | |
297 (and (match_code "const_int") | |
298 (match_test "s390_N_constraint_str (\"xQDF\", ival)"))) | |
299 | |
300 | |
301 (define_constraint "N1SDF" | |
302 "@internal" | |
303 (and (match_code "const_int") | |
304 (match_test "s390_N_constraint_str (\"1SDF\", ival)"))) | |
305 | |
306 | |
307 (define_constraint "N0SDF" | |
308 "@internal" | |
309 (and (match_code "const_int") | |
310 (match_test "s390_N_constraint_str (\"0SDF\", ival)"))) | |
311 | |
312 | |
313 (define_constraint "N3HDF" | |
314 "@internal" | |
315 (and (match_code "const_int") | |
316 (match_test "s390_N_constraint_str (\"3HDF\", ival)"))) | |
317 | |
318 | |
319 (define_constraint "N2HDF" | |
320 "@internal" | |
321 (and (match_code "const_int") | |
322 (match_test "s390_N_constraint_str (\"2HDF\", ival)"))) | |
323 | |
324 | |
325 (define_constraint "N1HDF" | |
326 "@internal" | |
327 (and (match_code "const_int") | |
328 (match_test "s390_N_constraint_str (\"1HDF\", ival)"))) | |
329 | |
330 | |
331 (define_constraint "N0HDF" | |
332 "@internal" | |
333 (and (match_code "const_int") | |
334 (match_test "s390_N_constraint_str (\"0HDF\", ival)"))) | |
335 | |
336 | |
337 (define_constraint "N0HSF" | |
338 "@internal" | |
339 (and (match_code "const_int") | |
340 (match_test "s390_N_constraint_str (\"0HSF\", ival)"))) | |
341 | |
342 | |
343 (define_constraint "N1HSF" | |
344 "@internal" | |
345 (and (match_code "const_int") | |
346 (match_test "s390_N_constraint_str (\"1HSF\", ival)"))) | |
347 | |
348 | |
349 (define_constraint "NxQSF" | |
350 "@internal" | |
351 (and (match_code "const_int") | |
352 (match_test "s390_N_constraint_str (\"xQSF\", ival)"))) | |
353 | |
354 | |
355 (define_constraint "NxQHF" | |
356 "@internal" | |
357 (and (match_code "const_int") | |
358 (match_test "s390_N_constraint_str (\"xQHF\", ival)"))) | |
359 | |
360 | |
361 (define_constraint "NxQH0" | |
362 "@internal" | |
363 (and (match_code "const_int") | |
364 (match_test "s390_N_constraint_str (\"xQH0\", ival)"))) | |
365 | |
111 | 366 (define_constraint "NxxDw" |
367 "@internal" | |
368 (and (match_code "const_int") | |
369 (match_test "s390_contiguous_bitmask_p (ival, true, 64, NULL, NULL)"))) | |
0 | 370 |
111 | 371 (define_constraint "NxxSq" |
372 "@internal" | |
373 (and (match_code "const_int") | |
374 (match_test "s390_contiguous_bitmask_p (ival, false, 32, NULL, NULL)"))) | |
0 | 375 |
111 | 376 (define_constraint "NxxSw" |
377 "@internal" | |
378 (and (match_code "const_int") | |
379 (match_test "s390_contiguous_bitmask_p (ival, true, 32, NULL, NULL)"))) | |
0 | 380 |
381 ;; | |
382 ;; Double-letter constraints starting with O follow. | |
383 ;; | |
384 | |
385 | |
386 (define_constraint "Os" | |
387 "@internal | |
388 Signed extended immediate value (-2G .. 2G-1). | |
389 This constraint will only match if the machine provides | |
390 the extended-immediate facility." | |
391 (and (match_code "const_int") | |
392 (match_test "s390_O_constraint_str ('s', ival)"))) | |
393 | |
394 | |
395 (define_constraint "Op" | |
396 "@internal | |
397 Positive extended immediate value (0 .. 4G-1). | |
398 This constraint will only match if the machine provides | |
399 the extended-immediate facility." | |
400 (and (match_code "const_int") | |
401 (match_test "s390_O_constraint_str ('p', ival)"))) | |
402 | |
403 | |
404 (define_constraint "On" | |
405 "@internal | |
406 Negative extended immediate value (-4G+1 .. -1). | |
407 This constraint will only match if the machine provides | |
408 the extended-immediate facility." | |
409 (and (match_code "const_int") | |
410 (match_test "s390_O_constraint_str ('n', ival)"))) | |
411 | |
412 | |
111 | 413 ;; |
414 ;; Vector constraints follow. | |
415 ;; | |
0 | 416 |
111 | 417 (define_constraint "j00" |
418 "Zero scalar or vector constant" | |
419 (match_test "op == CONST0_RTX (GET_MODE (op))")) | |
420 | |
421 (define_constraint "jm1" | |
422 "All one bit scalar or vector constant" | |
423 (match_test "op == CONSTM1_RTX (GET_MODE (op))")) | |
424 | |
425 ; vector generate mask operand - support for up to 64 bit elements | |
426 (define_constraint "jxx" | |
427 "@internal" | |
428 (and (match_code "const_vector") | |
429 (match_test "s390_contiguous_bitmask_vector_p (op, NULL, NULL)"))) | |
430 | |
431 ; vector generate byte mask operand - this is only supposed to deal | |
432 ; with real vectors 128 bit values of being either 0 or -1 are handled | |
433 ; with j00 and jm1 | |
434 (define_constraint "jyy" | |
435 "@internal" | |
436 (and (match_code "const_vector") | |
437 (match_test "s390_bytemask_vector_p (op, NULL)"))) | |
438 | |
439 ; vector replicate immediate operand - support for up to 64 bit elements | |
440 (define_constraint "jKK" | |
441 "@internal" | |
442 (and (and (and (match_code "const_vector") | |
443 (match_test "const_vec_duplicate_p (op)")) | |
444 (match_test "GET_MODE_UNIT_SIZE (GET_MODE (op)) <= 8")) | |
445 (match_test "satisfies_constraint_K (XVECEXP (op, 0, 0))"))) | |
446 | |
447 (define_constraint "jm6" | |
448 "@internal An integer operand with the lowest order 6 bits all ones." | |
449 (match_operand 0 "const_int_6bitset_operand")) | |
0 | 450 |
451 ;; | |
452 ;; Memory constraints follow. | |
453 ;; | |
454 | |
455 (define_memory_constraint "Q" | |
456 "Memory reference without index register and with short displacement" | |
457 (match_test "s390_mem_constraint (\"Q\", op)")) | |
458 | |
459 | |
460 (define_memory_constraint "R" | |
461 "Memory reference with index register and short displacement" | |
462 (match_test "s390_mem_constraint (\"R\", op)")) | |
463 | |
464 | |
465 (define_memory_constraint "S" | |
466 "Memory reference without index register but with long displacement" | |
467 (match_test "s390_mem_constraint (\"S\", op)")) | |
468 | |
469 | |
470 (define_memory_constraint "T" | |
471 "Memory reference with index register and long displacement" | |
472 (match_test "s390_mem_constraint (\"T\", op)")) | |
473 | |
474 | |
475 (define_memory_constraint "b" | |
476 "Memory reference whose address is a naturally aligned symbol reference." | |
477 (match_test "MEM_P (op) | |
478 && s390_check_symref_alignment (XEXP (op, 0), | |
479 GET_MODE_SIZE (GET_MODE (op)))")) | |
480 | |
481 ; This defines 'm' as normal memory constraint. This is only possible | |
482 ; since the standard memory constraint is re-defined in s390.h using | |
483 ; the TARGET_MEM_CONSTRAINT macro. | |
484 (define_memory_constraint "m" | |
485 "Matches the most general memory address for pre-z10 machines." | |
111 | 486 (match_test "s390_mem_constraint (\"T\", op)")) |
0 | 487 |
488 (define_memory_constraint "AQ" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
489 "@internal |
0 | 490 Offsettable memory reference without index register and with short displacement" |
491 (match_test "s390_mem_constraint (\"AQ\", op)")) | |
492 | |
493 | |
494 (define_memory_constraint "AR" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
495 "@internal |
0 | 496 Offsettable memory reference with index register and short displacement" |
497 (match_test "s390_mem_constraint (\"AR\", op)")) | |
498 | |
499 | |
500 (define_memory_constraint "AS" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
501 "@internal |
0 | 502 Offsettable memory reference without index register but with long displacement" |
503 (match_test "s390_mem_constraint (\"AS\", op)")) | |
504 | |
505 | |
506 (define_memory_constraint "AT" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
507 "@internal |
0 | 508 Offsettable memory reference with index register and long displacement" |
509 (match_test "s390_mem_constraint (\"AT\", op)")) | |
510 | |
511 | |
512 | |
513 (define_constraint "BQ" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
514 "@internal |
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
515 Memory reference without index register and with short |
0 | 516 displacement that does *not* refer to a literal pool entry." |
517 (match_test "s390_mem_constraint (\"BQ\", op)")) | |
518 | |
519 | |
520 (define_constraint "BR" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
521 "@internal |
0 | 522 Memory reference with index register and short displacement that |
523 does *not* refer to a literal pool entry. " | |
524 (match_test "s390_mem_constraint (\"BR\", op)")) | |
525 | |
526 | |
527 (define_constraint "BS" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
528 "@internal |
0 | 529 Memory reference without index register but with long displacement |
530 that does *not* refer to a literal pool entry. " | |
531 (match_test "s390_mem_constraint (\"BS\", op)")) | |
532 | |
533 | |
534 (define_constraint "BT" | |
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
36
diff
changeset
|
535 "@internal |
0 | 536 Memory reference with index register and long displacement that |
537 does *not* refer to a literal pool entry. " | |
538 (match_test "s390_mem_constraint (\"BT\", op)")) | |
539 | |
540 | |
541 (define_address_constraint "U" | |
111 | 542 "Pointer with short displacement. (deprecated - use ZR)" |
543 (match_test "s390_mem_constraint (\"ZR\", op)")) | |
0 | 544 |
36 | 545 (define_address_constraint "W" |
111 | 546 "Pointer with long displacement. (deprecated - use ZT)" |
547 (match_test "s390_mem_constraint (\"ZT\", op)")) | |
36 | 548 |
0 | 549 |
36 | 550 (define_address_constraint "ZQ" |
551 "Pointer without index register and with short displacement." | |
552 (match_test "s390_mem_constraint (\"ZQ\", op)")) | |
0 | 553 |
36 | 554 (define_address_constraint "ZR" |
555 "Pointer with index register and short displacement." | |
556 (match_test "s390_mem_constraint (\"ZR\", op)")) | |
557 | |
558 (define_address_constraint "ZS" | |
559 "Pointer without index register but with long displacement." | |
560 (match_test "s390_mem_constraint (\"ZS\", op)")) | |
561 | |
562 (define_address_constraint "ZT" | |
563 "Pointer with index register and long displacement." | |
564 (match_test "s390_mem_constraint (\"ZT\", op)")) |