Mercurial > hg > CbC > CbC_gcc
annotate gcc/config/alpha/predicates.md @ 67:f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
| author | nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp> |
|---|---|
| date | Tue, 22 Mar 2011 17:18:12 +0900 |
| parents | b7f97abdc517 |
| children | 04ced10e8804 |
| rev | line source |
|---|---|
| 0 | 1 ;; Predicate definitions for DEC Alpha. |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
2 ;; Copyright (C) 2004, 2005, 2006, 2007, 2008, 2010 |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
3 ;; Free Software Foundation, Inc. |
| 0 | 4 ;; |
| 5 ;; This file is part of GCC. | |
| 6 ;; | |
| 7 ;; GCC is free software; you can redistribute it and/or modify | |
| 8 ;; it under the terms of the GNU General Public License as published by | |
| 9 ;; the Free Software Foundation; either version 3, or (at your option) | |
| 10 ;; any later version. | |
| 11 ;; | |
| 12 ;; GCC is distributed in the hope that it will be useful, | |
| 13 ;; but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| 14 ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| 15 ;; GNU General Public License for more details. | |
| 16 ;; | |
| 17 ;; You should have received a copy of the GNU General Public License | |
| 18 ;; along with GCC; see the file COPYING3. If not see | |
| 19 ;; <http://www.gnu.org/licenses/>. | |
| 20 | |
| 21 ;; Return 1 if OP is the zero constant for MODE. | |
| 22 (define_predicate "const0_operand" | |
| 23 (and (match_code "const_int,const_double,const_vector") | |
| 24 (match_test "op == CONST0_RTX (mode)"))) | |
| 25 | |
| 26 ;; Returns true if OP is either the constant zero or a register. | |
| 27 (define_predicate "reg_or_0_operand" | |
| 28 (ior (match_operand 0 "register_operand") | |
| 29 (match_operand 0 "const0_operand"))) | |
| 30 | |
| 31 ;; Return 1 if OP is a constant in the range of 0-63 (for a shift) or | |
| 32 ;; any register. | |
| 33 (define_predicate "reg_or_6bit_operand" | |
| 34 (if_then_else (match_code "const_int") | |
| 35 (match_test "INTVAL (op) >= 0 && INTVAL (op) < 64") | |
| 36 (match_operand 0 "register_operand"))) | |
| 37 | |
| 38 ;; Return 1 if OP is an 8-bit constant. | |
| 39 (define_predicate "cint8_operand" | |
| 40 (and (match_code "const_int") | |
| 41 (match_test "INTVAL (op) >= 0 && INTVAL (op) < 256"))) | |
| 42 | |
| 43 ;; Return 1 if OP is an 8-bit constant or any register. | |
| 44 (define_predicate "reg_or_8bit_operand" | |
| 45 (if_then_else (match_code "const_int") | |
| 46 (match_test "INTVAL (op) >= 0 && INTVAL (op) < 256") | |
| 47 (match_operand 0 "register_operand"))) | |
| 48 | |
| 49 ;; Return 1 if OP is a constant or any register. | |
| 50 (define_predicate "reg_or_cint_operand" | |
| 51 (ior (match_operand 0 "register_operand") | |
| 52 (match_operand 0 "const_int_operand"))) | |
| 53 | |
| 54 ;; Return 1 if the operand is a valid second operand to an add insn. | |
| 55 (define_predicate "add_operand" | |
| 56 (if_then_else (match_code "const_int") | |
| 57 (match_test "satisfies_constraint_K (op) || satisfies_constraint_L (op)") | |
| 58 (match_operand 0 "register_operand"))) | |
| 59 | |
| 60 ;; Return 1 if the operand is a valid second operand to a | |
| 61 ;; sign-extending add insn. | |
| 62 (define_predicate "sext_add_operand" | |
| 63 (if_then_else (match_code "const_int") | |
| 64 (match_test "satisfies_constraint_I (op) || satisfies_constraint_O (op)") | |
| 65 (match_operand 0 "register_operand"))) | |
| 66 | |
| 67 ;; Return 1 if the operand is a non-symbolic constant operand that | |
| 68 ;; does not satisfy add_operand. | |
| 69 (define_predicate "non_add_const_operand" | |
| 70 (and (match_code "const_int,const_double,const_vector") | |
| 71 (not (match_operand 0 "add_operand")))) | |
| 72 | |
| 73 ;; Return 1 if the operand is a non-symbolic, nonzero constant operand. | |
| 74 (define_predicate "non_zero_const_operand" | |
| 75 (and (match_code "const_int,const_double,const_vector") | |
| 76 (match_test "op != CONST0_RTX (mode)"))) | |
| 77 | |
| 78 ;; Return 1 if OP is the constant 4 or 8. | |
| 79 (define_predicate "const48_operand" | |
| 80 (and (match_code "const_int") | |
| 81 (match_test "INTVAL (op) == 4 || INTVAL (op) == 8"))) | |
| 82 | |
| 83 ;; Return 1 if OP is a valid first operand to an AND insn. | |
| 84 (define_predicate "and_operand" | |
| 85 (if_then_else (match_code "const_int") | |
| 86 (match_test "(unsigned HOST_WIDE_INT) INTVAL (op) < 0x100 | |
| 87 || (unsigned HOST_WIDE_INT) ~ INTVAL (op) < 0x100 | |
| 88 || zap_mask (INTVAL (op))") | |
| 89 (if_then_else (match_code "const_double") | |
| 90 (match_test "GET_MODE (op) == VOIDmode | |
| 91 && zap_mask (CONST_DOUBLE_LOW (op)) | |
| 92 && zap_mask (CONST_DOUBLE_HIGH (op))") | |
| 93 (match_operand 0 "register_operand")))) | |
| 94 | |
| 95 ;; Return 1 if OP is a valid first operand to an IOR or XOR insn. | |
| 96 (define_predicate "or_operand" | |
| 97 (if_then_else (match_code "const_int") | |
| 98 (match_test "(unsigned HOST_WIDE_INT) INTVAL (op) < 0x100 | |
| 99 || (unsigned HOST_WIDE_INT) ~ INTVAL (op) < 0x100") | |
| 100 (match_operand 0 "register_operand"))) | |
| 101 | |
| 102 ;; Return 1 if OP is a constant that is the width, in bits, of an integral | |
| 103 ;; mode not larger than DImode. | |
| 104 (define_predicate "mode_width_operand" | |
| 105 (match_code "const_int") | |
| 106 { | |
| 107 HOST_WIDE_INT i = INTVAL (op); | |
| 108 return i == 8 || i == 16 || i == 32 || i == 64; | |
| 109 }) | |
| 110 | |
| 111 ;; Return 1 if OP is a constant that is a mask of ones of width of an | |
| 112 ;; integral machine mode not larger than DImode. | |
| 113 (define_predicate "mode_mask_operand" | |
| 114 (match_code "const_int,const_double") | |
| 115 { | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
116 if (CONST_INT_P (op)) |
| 0 | 117 { |
| 118 HOST_WIDE_INT value = INTVAL (op); | |
| 119 | |
| 120 if (value == 0xff) | |
| 121 return 1; | |
| 122 if (value == 0xffff) | |
| 123 return 1; | |
| 124 if (value == 0xffffffff) | |
| 125 return 1; | |
| 126 if (value == -1) | |
| 127 return 1; | |
| 128 } | |
| 129 else if (HOST_BITS_PER_WIDE_INT == 32 && GET_CODE (op) == CONST_DOUBLE) | |
| 130 { | |
| 131 if (CONST_DOUBLE_LOW (op) == 0xffffffff && CONST_DOUBLE_HIGH (op) == 0) | |
| 132 return 1; | |
| 133 } | |
| 134 return 0; | |
| 135 }) | |
| 136 | |
| 137 ;; Return 1 if OP is a multiple of 8 less than 64. | |
| 138 (define_predicate "mul8_operand" | |
| 139 (match_code "const_int") | |
| 140 { | |
| 141 unsigned HOST_WIDE_INT i = INTVAL (op); | |
| 142 return i < 64 && i % 8 == 0; | |
| 143 }) | |
| 144 | |
| 145 ;; Return 1 if OP is a hard floating-point register. | |
| 146 (define_predicate "hard_fp_register_operand" | |
| 147 (match_operand 0 "register_operand") | |
| 148 { | |
| 149 if (GET_CODE (op) == SUBREG) | |
| 150 op = SUBREG_REG (op); | |
| 151 return REGNO_REG_CLASS (REGNO (op)) == FLOAT_REGS; | |
| 152 }) | |
| 153 | |
| 154 ;; Return 1 if OP is a hard general register. | |
| 155 (define_predicate "hard_int_register_operand" | |
| 156 (match_operand 0 "register_operand") | |
| 157 { | |
| 158 if (GET_CODE (op) == SUBREG) | |
| 159 op = SUBREG_REG (op); | |
| 160 return REGNO_REG_CLASS (REGNO (op)) == GENERAL_REGS; | |
| 161 }) | |
| 162 | |
| 163 ;; Return 1 if OP is something that can be reloaded into a register; | |
| 164 ;; if it is a MEM, it need not be valid. | |
| 165 (define_predicate "some_operand" | |
| 166 (ior (match_code "reg,mem,const_int,const_double,const_vector, | |
| 167 label_ref,symbol_ref,const,high") | |
| 168 (and (match_code "subreg") | |
| 169 (match_test "some_operand (SUBREG_REG (op), VOIDmode)")))) | |
| 170 | |
| 171 ;; Likewise, but don't accept constants. | |
| 172 (define_predicate "some_ni_operand" | |
| 173 (ior (match_code "reg,mem") | |
| 174 (and (match_code "subreg") | |
| 175 (match_test "some_ni_operand (SUBREG_REG (op), VOIDmode)")))) | |
| 176 | |
| 177 ;; Return 1 if OP is a valid operand for the source of a move insn. | |
| 178 (define_predicate "input_operand" | |
| 179 (match_code "label_ref,symbol_ref,const,high,reg,subreg,mem, | |
| 180 const_double,const_vector,const_int") | |
| 181 { | |
| 182 switch (GET_CODE (op)) | |
| 183 { | |
| 184 case LABEL_REF: | |
| 185 case SYMBOL_REF: | |
| 186 case CONST: | |
| 187 if (TARGET_EXPLICIT_RELOCS) | |
| 188 { | |
| 189 /* We don't split symbolic operands into something unintelligable | |
| 190 until after reload, but we do not wish non-small, non-global | |
| 191 symbolic operands to be reconstructed from their high/lo_sum | |
| 192 form. */ | |
| 193 return (small_symbolic_operand (op, mode) | |
| 194 || global_symbolic_operand (op, mode) | |
| 195 || gotdtp_symbolic_operand (op, mode) | |
| 196 || gottp_symbolic_operand (op, mode)); | |
| 197 } | |
| 198 | |
| 199 /* This handles both the Windows/NT and OSF cases. */ | |
| 200 return mode == ptr_mode || mode == DImode; | |
| 201 | |
| 202 case HIGH: | |
| 203 return (TARGET_EXPLICIT_RELOCS | |
| 204 && local_symbolic_operand (XEXP (op, 0), mode)); | |
| 205 | |
| 206 case REG: | |
| 207 return 1; | |
| 208 | |
| 209 case SUBREG: | |
| 210 if (register_operand (op, mode)) | |
| 211 return 1; | |
| 212 /* ... fall through ... */ | |
| 213 case MEM: | |
| 214 return ((TARGET_BWX || (mode != HImode && mode != QImode)) | |
| 215 && general_operand (op, mode)); | |
| 216 | |
| 217 case CONST_DOUBLE: | |
| 218 return op == CONST0_RTX (mode); | |
| 219 | |
| 220 case CONST_VECTOR: | |
| 221 if (reload_in_progress || reload_completed) | |
| 222 return alpha_legitimate_constant_p (op); | |
| 223 return op == CONST0_RTX (mode); | |
| 224 | |
| 225 case CONST_INT: | |
| 226 if (mode == QImode || mode == HImode) | |
| 227 return true; | |
| 228 if (reload_in_progress || reload_completed) | |
| 229 return alpha_legitimate_constant_p (op); | |
| 230 return add_operand (op, mode); | |
| 231 | |
| 232 default: | |
| 233 gcc_unreachable (); | |
| 234 } | |
| 235 return 0; | |
| 236 }) | |
| 237 | |
| 238 ;; Return 1 if OP is a SYMBOL_REF for a function known to be in this | |
| 239 ;; file, and in the same section as the current function. | |
| 240 | |
| 241 (define_predicate "samegp_function_operand" | |
| 242 (match_code "symbol_ref") | |
| 243 { | |
| 244 /* Easy test for recursion. */ | |
| 245 if (op == XEXP (DECL_RTL (current_function_decl), 0)) | |
| 246 return true; | |
| 247 | |
| 248 /* Functions that are not local can be overridden, and thus may | |
| 249 not share the same gp. */ | |
| 250 if (! SYMBOL_REF_LOCAL_P (op)) | |
| 251 return false; | |
| 252 | |
| 253 /* If -msmall-data is in effect, assume that there is only one GP | |
| 254 for the module, and so any local symbol has this property. We | |
| 255 need explicit relocations to be able to enforce this for symbols | |
| 256 not defined in this unit of translation, however. */ | |
| 257 if (TARGET_EXPLICIT_RELOCS && TARGET_SMALL_DATA) | |
| 258 return true; | |
| 259 | |
| 260 /* Functions that are not external are defined in this UoT, | |
| 261 and thus must share the same gp. */ | |
| 262 return ! SYMBOL_REF_EXTERNAL_P (op); | |
| 263 }) | |
| 264 | |
| 265 ;; Return 1 if OP is a SYMBOL_REF for which we can make a call via bsr. | |
| 266 (define_predicate "direct_call_operand" | |
| 267 (match_operand 0 "samegp_function_operand") | |
| 268 { | |
| 269 /* If profiling is implemented via linker tricks, we can't jump | |
| 270 to the nogp alternate entry point. Note that crtl->profile | |
| 271 would not be correct, since that doesn't indicate if the target | |
| 272 function uses profiling. */ | |
| 273 /* ??? TARGET_PROFILING_NEEDS_GP isn't really the right test, | |
| 274 but is approximately correct for the OSF ABIs. Don't know | |
| 275 what to do for VMS, NT, or UMK. */ | |
| 276 if (!TARGET_PROFILING_NEEDS_GP && profile_flag) | |
| 277 return false; | |
| 278 | |
| 279 /* Must be a function. In some cases folks create thunks in static | |
| 280 data structures and then make calls to them. If we allow the | |
| 281 direct call, we'll get an error from the linker about !samegp reloc | |
| 282 against a symbol without a .prologue directive. */ | |
| 283 if (!SYMBOL_REF_FUNCTION_P (op)) | |
| 284 return false; | |
| 285 | |
| 286 /* Must be "near" so that the branch is assumed to reach. With | |
| 287 -msmall-text, this is assumed true of all local symbols. Since | |
| 288 we've already checked samegp, locality is already assured. */ | |
| 289 if (TARGET_SMALL_TEXT) | |
| 290 return true; | |
| 291 | |
|
67
f6334be47118
update gcc from gcc-4.6-20100522 to gcc-4.6-20110318
nobuyasu <dimolto@cr.ie.u-ryukyu.ac.jp>
parents:
63
diff
changeset
|
292 return false; |
| 0 | 293 }) |
| 294 | |
| 295 ;; Return 1 if OP is a valid operand for the MEM of a CALL insn. | |
| 296 ;; | |
| 297 ;; For TARGET_ABI_OSF, we want to restrict to R27 or a pseudo. | |
| 298 ;; For TARGET_ABI_UNICOSMK, we want to restrict to registers. | |
| 299 | |
| 300 (define_predicate "call_operand" | |
| 301 (if_then_else (match_code "reg") | |
| 302 (match_test "!TARGET_ABI_OSF | |
| 303 || REGNO (op) == 27 || REGNO (op) > LAST_VIRTUAL_REGISTER") | |
| 304 (and (match_test "!TARGET_ABI_UNICOSMK") | |
| 305 (match_code "symbol_ref")))) | |
| 306 | |
| 307 ;; Return true if OP is a LABEL_REF, or SYMBOL_REF or CONST referencing | |
| 308 ;; a (non-tls) variable known to be defined in this file. | |
| 309 (define_predicate "local_symbolic_operand" | |
| 310 (match_code "label_ref,const,symbol_ref") | |
| 311 { | |
| 312 if (GET_CODE (op) == CONST | |
| 313 && GET_CODE (XEXP (op, 0)) == PLUS | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
314 && CONST_INT_P (XEXP (XEXP (op, 0), 1))) |
| 0 | 315 op = XEXP (XEXP (op, 0), 0); |
| 316 | |
| 317 if (GET_CODE (op) == LABEL_REF) | |
| 318 return 1; | |
| 319 | |
| 320 if (GET_CODE (op) != SYMBOL_REF) | |
| 321 return 0; | |
| 322 | |
| 323 return (SYMBOL_REF_LOCAL_P (op) | |
| 324 && !SYMBOL_REF_WEAK (op) | |
| 325 && !SYMBOL_REF_TLS_MODEL (op)); | |
| 326 }) | |
| 327 | |
| 328 ;; Return true if OP is a SYMBOL_REF or CONST referencing a variable | |
| 329 ;; known to be defined in this file in the small data area. | |
| 330 (define_predicate "small_symbolic_operand" | |
| 331 (match_code "const,symbol_ref") | |
| 332 { | |
| 333 if (! TARGET_SMALL_DATA) | |
| 334 return 0; | |
| 335 | |
| 336 if (GET_CODE (op) == CONST | |
| 337 && GET_CODE (XEXP (op, 0)) == PLUS | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
338 && CONST_INT_P (XEXP (XEXP (op, 0), 1))) |
| 0 | 339 op = XEXP (XEXP (op, 0), 0); |
| 340 | |
| 341 if (GET_CODE (op) != SYMBOL_REF) | |
| 342 return 0; | |
| 343 | |
| 344 /* ??? There's no encode_section_info equivalent for the rtl | |
| 345 constant pool, so SYMBOL_FLAG_SMALL never gets set. */ | |
| 346 if (CONSTANT_POOL_ADDRESS_P (op)) | |
| 347 return GET_MODE_SIZE (get_pool_mode (op)) <= g_switch_value; | |
| 348 | |
| 349 return (SYMBOL_REF_LOCAL_P (op) | |
| 350 && SYMBOL_REF_SMALL_P (op) | |
| 351 && !SYMBOL_REF_WEAK (op) | |
| 352 && !SYMBOL_REF_TLS_MODEL (op)); | |
| 353 }) | |
| 354 | |
| 355 ;; Return true if OP is a SYMBOL_REF or CONST referencing a variable | |
| 356 ;; not known (or known not) to be defined in this file. | |
| 357 (define_predicate "global_symbolic_operand" | |
| 358 (match_code "const,symbol_ref") | |
| 359 { | |
| 360 if (GET_CODE (op) == CONST | |
| 361 && GET_CODE (XEXP (op, 0)) == PLUS | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
362 && CONST_INT_P (XEXP (XEXP (op, 0), 1))) |
| 0 | 363 op = XEXP (XEXP (op, 0), 0); |
| 364 | |
| 365 if (GET_CODE (op) != SYMBOL_REF) | |
| 366 return 0; | |
| 367 | |
| 368 return ((!SYMBOL_REF_LOCAL_P (op) || SYMBOL_REF_WEAK (op)) | |
| 369 && !SYMBOL_REF_TLS_MODEL (op)); | |
| 370 }) | |
| 371 | |
| 372 ;; Returns 1 if OP is a symbolic operand, i.e. a symbol_ref or a label_ref, | |
| 373 ;; possibly with an offset. | |
| 374 (define_predicate "symbolic_operand" | |
| 375 (ior (match_code "symbol_ref,label_ref") | |
| 376 (and (match_code "const") | |
| 377 (match_test "GET_CODE (XEXP (op,0)) == PLUS | |
| 378 && (GET_CODE (XEXP (XEXP (op,0), 0)) == SYMBOL_REF | |
| 379 || GET_CODE (XEXP (XEXP (op,0), 0)) == LABEL_REF) | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
380 && CONST_INT_P (XEXP (XEXP (op,0), 1))")))) |
| 0 | 381 |
| 382 ;; Return true if OP is valid for 16-bit DTP relative relocations. | |
| 383 (define_predicate "dtp16_symbolic_operand" | |
| 384 (and (match_code "const") | |
| 385 (match_test "tls_symbolic_operand_1 (op, 16, UNSPEC_DTPREL)"))) | |
| 386 | |
| 387 ;; Return true if OP is valid for 32-bit DTP relative relocations. | |
| 388 (define_predicate "dtp32_symbolic_operand" | |
| 389 (and (match_code "const") | |
| 390 (match_test "tls_symbolic_operand_1 (op, 32, UNSPEC_DTPREL)"))) | |
| 391 | |
| 392 ;; Return true if OP is valid for 64-bit DTP relative relocations. | |
| 393 (define_predicate "gotdtp_symbolic_operand" | |
| 394 (and (match_code "const") | |
| 395 (match_test "tls_symbolic_operand_1 (op, 64, UNSPEC_DTPREL)"))) | |
| 396 | |
| 397 ;; Return true if OP is valid for 16-bit TP relative relocations. | |
| 398 (define_predicate "tp16_symbolic_operand" | |
| 399 (and (match_code "const") | |
| 400 (match_test "tls_symbolic_operand_1 (op, 16, UNSPEC_TPREL)"))) | |
| 401 | |
| 402 ;; Return true if OP is valid for 32-bit TP relative relocations. | |
| 403 (define_predicate "tp32_symbolic_operand" | |
| 404 (and (match_code "const") | |
| 405 (match_test "tls_symbolic_operand_1 (op, 32, UNSPEC_TPREL)"))) | |
| 406 | |
| 407 ;; Return true if OP is valid for 64-bit TP relative relocations. | |
| 408 (define_predicate "gottp_symbolic_operand" | |
| 409 (and (match_code "const") | |
| 410 (match_test "tls_symbolic_operand_1 (op, 64, UNSPEC_TPREL)"))) | |
| 411 | |
| 412 ;; Return 1 if this memory address is a known aligned register plus | |
| 413 ;; a constant. It must be a valid address. This means that we can do | |
| 414 ;; this as an aligned reference plus some offset. | |
| 415 ;; | |
| 416 ;; Take into account what reload will do. Oh god this is awful. | |
| 417 ;; The horrible comma-operator construct below is to prevent genrecog | |
| 418 ;; from thinking that this predicate accepts REG and SUBREG. We don't | |
| 419 ;; use recog during reload, so pretending these codes are accepted | |
| 420 ;; pessimizes things a tad. | |
| 421 | |
| 422 (define_special_predicate "aligned_memory_operand" | |
| 423 (ior (match_test "op = resolve_reload_operand (op), 0") | |
| 424 (match_code "mem")) | |
| 425 { | |
| 426 rtx base; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
427 int offset; |
| 0 | 428 |
| 429 if (MEM_ALIGN (op) >= 32) | |
| 430 return 1; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
431 |
| 0 | 432 op = XEXP (op, 0); |
| 433 | |
| 434 /* LEGITIMIZE_RELOAD_ADDRESS creates (plus (plus reg const_hi) const_lo) | |
| 435 sorts of constructs. Dig for the real base register. */ | |
| 436 if (reload_in_progress | |
| 437 && GET_CODE (op) == PLUS | |
| 438 && GET_CODE (XEXP (op, 0)) == PLUS) | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
439 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
440 base = XEXP (XEXP (op, 0), 0); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
441 offset = INTVAL (XEXP (op, 1)); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
442 } |
| 0 | 443 else |
| 444 { | |
| 445 if (! memory_address_p (mode, op)) | |
| 446 return 0; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
447 if (GET_CODE (op) == PLUS) |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
448 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
449 base = XEXP (op, 0); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
450 offset = INTVAL (XEXP (op, 1)); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
451 } |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
452 else |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
453 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
454 base = op; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
455 offset = 0; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
456 } |
| 0 | 457 } |
| 458 | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
459 if (offset % GET_MODE_SIZE (mode)) |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
460 return 0; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
461 |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
462 return (REG_P (base) && REGNO_POINTER_ALIGN (REGNO (base)) >= 32); |
| 0 | 463 }) |
| 464 | |
| 465 ;; Similar, but return 1 if OP is a MEM which is not alignable. | |
| 466 | |
| 467 (define_special_predicate "unaligned_memory_operand" | |
| 468 (ior (match_test "op = resolve_reload_operand (op), 0") | |
| 469 (match_code "mem")) | |
| 470 { | |
| 471 rtx base; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
472 int offset; |
| 0 | 473 |
| 474 if (MEM_ALIGN (op) >= 32) | |
| 475 return 0; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
476 |
| 0 | 477 op = XEXP (op, 0); |
| 478 | |
| 479 /* LEGITIMIZE_RELOAD_ADDRESS creates (plus (plus reg const_hi) const_lo) | |
| 480 sorts of constructs. Dig for the real base register. */ | |
| 481 if (reload_in_progress | |
| 482 && GET_CODE (op) == PLUS | |
| 483 && GET_CODE (XEXP (op, 0)) == PLUS) | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
484 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
485 base = XEXP (XEXP (op, 0), 0); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
486 offset = INTVAL (XEXP (op, 1)); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
487 } |
| 0 | 488 else |
| 489 { | |
| 490 if (! memory_address_p (mode, op)) | |
| 491 return 0; | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
492 if (GET_CODE (op) == PLUS) |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
493 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
494 base = XEXP (op, 0); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
495 offset = INTVAL (XEXP (op, 1)); |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
496 } |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
497 else |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
498 { |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
499 base = op; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
500 offset = 0; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
501 } |
| 0 | 502 } |
| 503 | |
|
63
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
504 if (offset % GET_MODE_SIZE (mode)) |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
505 return 1; |
|
b7f97abdc517
update gcc from gcc-4.5.0 to gcc-4.6
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
55
diff
changeset
|
506 |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
507 return (REG_P (base) && REGNO_POINTER_ALIGN (REGNO (base)) < 32); |
| 0 | 508 }) |
| 509 | |
| 510 ;; Return 1 if OP is any memory location. During reload a pseudo matches. | |
| 511 (define_special_predicate "any_memory_operand" | |
| 512 (match_code "mem,reg,subreg") | |
| 513 { | |
| 514 if (GET_CODE (op) == SUBREG) | |
| 515 op = SUBREG_REG (op); | |
| 516 | |
| 517 if (MEM_P (op)) | |
| 518 return true; | |
| 519 if (reload_in_progress && REG_P (op)) | |
| 520 { | |
| 521 unsigned regno = REGNO (op); | |
| 522 if (HARD_REGISTER_NUM_P (regno)) | |
| 523 return false; | |
| 524 else | |
| 525 return reg_renumber[regno] < 0; | |
| 526 } | |
| 527 | |
| 528 return false; | |
| 529 }) | |
| 530 | |
| 531 ;; Return 1 is OP is a memory location that is not a reference | |
| 532 ;; (using an AND) to an unaligned location. Take into account | |
| 533 ;; what reload will do. | |
| 534 (define_special_predicate "normal_memory_operand" | |
| 535 (ior (match_test "op = resolve_reload_operand (op), 0") | |
| 536 (and (match_code "mem") | |
| 537 (match_test "GET_CODE (XEXP (op, 0)) != AND")))) | |
| 538 | |
| 539 ;; Returns 1 if OP is not an eliminable register. | |
| 540 ;; | |
| 541 ;; This exists to cure a pathological failure in the s8addq (et al) patterns, | |
| 542 ;; | |
| 543 ;; long foo () { long t; bar(); return (long) &t * 26107; } | |
| 544 ;; | |
| 545 ;; which run afoul of a hack in reload to cure a (presumably) similar | |
| 546 ;; problem with lea-type instructions on other targets. But there is | |
| 547 ;; one of us and many of them, so work around the problem by selectively | |
| 548 ;; preventing combine from making the optimization. | |
| 549 | |
| 550 (define_predicate "reg_not_elim_operand" | |
| 551 (match_operand 0 "register_operand") | |
| 552 { | |
| 553 if (GET_CODE (op) == SUBREG) | |
| 554 op = SUBREG_REG (op); | |
| 555 return op != frame_pointer_rtx && op != arg_pointer_rtx; | |
| 556 }) | |
| 557 | |
| 558 ;; Accept a register, but not a subreg of any kind. This allows us to | |
| 559 ;; avoid pathological cases in reload wrt data movement common in | |
| 560 ;; int->fp conversion. */ | |
| 561 (define_predicate "reg_no_subreg_operand" | |
| 562 (and (match_code "reg") | |
| 563 (match_operand 0 "register_operand"))) | |
| 564 | |
|
55
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
565 ;; Return 1 if OP is a valid Alpha comparison operator for "cbranch" |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
566 ;; instructions. |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
567 (define_predicate "alpha_cbranch_operator" |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
568 (ior (match_operand 0 "ordered_comparison_operator") |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
569 (match_code "ordered,unordered"))) |
|
77e2b8dfacca
update it from 4.4.3 to 4.5.0
ryoma <e075725@ie.u-ryukyu.ac.jp>
parents:
47
diff
changeset
|
570 |
| 0 | 571 ;; Return 1 if OP is a valid Alpha comparison operator for "cmp" style |
| 572 ;; instructions. | |
| 573 (define_predicate "alpha_comparison_operator" | |
| 574 (match_code "eq,le,lt,leu,ltu")) | |
| 575 | |
| 576 ;; Similarly, but with swapped operands. | |
| 577 (define_predicate "alpha_swapped_comparison_operator" | |
| 578 (match_code "eq,ge,gt,gtu")) | |
| 579 | |
| 580 ;; Return 1 if OP is a valid Alpha comparison operator against zero | |
| 581 ;; for "bcc" style instructions. | |
| 582 (define_predicate "alpha_zero_comparison_operator" | |
| 583 (match_code "eq,ne,le,lt,leu,ltu")) | |
| 584 | |
| 585 ;; Return 1 if OP is a signed comparison operation. | |
| 586 (define_predicate "signed_comparison_operator" | |
| 587 (match_code "eq,ne,le,lt,ge,gt")) | |
| 588 | |
| 589 ;; Return 1 if OP is a valid Alpha floating point comparison operator. | |
| 590 (define_predicate "alpha_fp_comparison_operator" | |
| 591 (match_code "eq,le,lt,unordered")) | |
| 592 | |
| 593 ;; Return 1 if this is a divide or modulus operator. | |
| 594 (define_predicate "divmod_operator" | |
| 595 (match_code "div,mod,udiv,umod")) | |
| 596 | |
| 597 ;; Return 1 if this is a float->int conversion operator. | |
| 598 (define_predicate "fix_operator" | |
| 599 (match_code "fix,unsigned_fix")) | |
| 600 | |
| 601 ;; Recognize an addition operation that includes a constant. Used to | |
| 602 ;; convince reload to canonize (plus (plus reg c1) c2) during register | |
| 603 ;; elimination. | |
| 604 | |
| 605 (define_predicate "addition_operation" | |
| 606 (and (match_code "plus") | |
| 607 (match_test "register_operand (XEXP (op, 0), mode) | |
| 608 && satisfies_constraint_K (XEXP (op, 1))"))) | |
| 609 | |
| 610 ;; For TARGET_EXPLICIT_RELOCS, we don't obfuscate a SYMBOL_REF to a | |
| 611 ;; small symbolic operand until after reload. At which point we need | |
| 612 ;; to replace (mem (symbol_ref)) with (mem (lo_sum $29 symbol_ref)) | |
| 613 ;; so that sched2 has the proper dependency information. */ | |
| 614 (define_predicate "some_small_symbolic_operand" | |
| 615 (match_code "set,parallel,prefetch,unspec,unspec_volatile") | |
| 616 { | |
| 617 /* Avoid search unless necessary. */ | |
| 618 if (!TARGET_EXPLICIT_RELOCS || !reload_completed) | |
| 619 return false; | |
| 620 return for_each_rtx (&op, some_small_symbolic_operand_int, NULL); | |
| 621 }) |